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Abstract 
Two distinct but not exclusive topics are included in 
this thesis. The first part of the material deals with 
Digital Logic Simulation. A concise survey of the current 
trends in digital logic simulation is presented together 
with a particular example of a digital simulator. This sur- 
vey covers the main concepts on which simulation is based 
todayo 
The second part of the thesis deals with macro program- 
ming. As in the first part, an introduction is presented in 
the beginning and then the design and implementation of a 
macro processor is included. The particular macro processor 
developed here is of general use and powerful enough to al- 
low most of the desired features of macro programming. 
Finally, examples of the application of the macro pro- 
cessor are given to illustrate that the latter can be used 
not only with assemblers, but also for extending the capa- 
bilities of digital logic simulators. 
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Preface 
The purpose or   undertaking the tasks dealt with in 
this thesis was twofold. I wanted to be exposed to modern 
problems in both hardware and software systems. 
Digital logic simulation is the development of soft- 
ware systems with the goal of optimizing hardware. The sur- 
vey in digital logic simulation presented in Chapter 1, as 
well as the particular simulator discussed in Chapter 2, 
gave me 'the opportunity to be Involved in both areas of in- 
terest. So did the analysis and synthesis of a macro pro- 
cessor presented in Chapters 3 and 4-, respectively.  The 
development of a macro processor, whose purpose is to make 
hardware systems more convenient to (software) programmers, 
served well my original expectations. The interesting ap- 
plications of macro modules, presented at the end of this 
thesis, show how macro processing can be used as a tool in 
digital logic simulation, not only for substituting M3I ele- 
ments, but also for generating iterative circuits of varia- 
ble length. 
Dealing with the above topics has proved to be quite 
enlightening, as well as rewarding, in both the areas of 
hardware and software. 
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jJITrlTAL   LOJIC   JIilULATION 
Intrortucti on 
The basic idea underlying computer simulation is to 
transform a real system into some mathematical model that 
the computer can operate on.  The particular case of digi- 
tal logic simulation is no exception to this principle. 
It refers to modeling a digital logic circuit into some 
computer executable form.  A digital logic simulator is a 
computer program that^maps the real circuit on to some 
form that the computer can process appropriately.  An Ide- 
al model simulating a circuit would be one whose behavior 
matches exactly the behavior of the real circuit.  It is 
not possible to construct such a model.  For most practi- 
cal cases though, less precise models are applicable with- 
out excessive loss in accuracy.  Preciseness, as well as 
efficiency, are of prime importance in modeling a real 
circuit with the aid of computers.  The best theoretical 
model, badly implemented, can be of no practical use. 
Unfortunately the reverse is also true. 
1.1 Digital Logic Simulators 
The digital logic simulator is a program written in 
some computer language.  Its input is a digital logic cir- 
- 3 - 
cult description coded. In some appropriate form by the us- 
er.  The simulator translates the input circuit description 
into some internal form.  Once the compilation phase is 
completed', the model is exercised according to some exter- 
nal input sequence specified by the user.  This is the exe- 
cution phase of the simulation.  Hence, an input-output be- 
havior of the real circuit is generated by the computer 
rather than by the actual components of the circuit. 
1.2  Application of Simulation Techniques 
The main goal of a digital logic simulator is to re- 
move the user from the need for a circuit and enable him 
to work with a more convenient model.  The verification of 
the user's circuit by the computer is both cheaper and 
faster.  Small errors in the original design may readily 
be uncovered and corrected without rebuilding the circuit. 
The logic designer works in a very- efficient environment. 
Fault detection analysis is now available with the comput- 
er being the oscilloscope of the designer. 
Generally, one would use digital logic simulation for 
one of the following purposes: 
1. To check logic before commitment to hardware. 
2. To test alternative designs and compare efficiency. 
3. To obtain detailed reference data for a circuit. 
4. To verify fault test procedures. 
- I*  _ 
Fault test   procedures include: 
a. Analysis of circuits in the presence of faults. 
b. Generation of fault detection tests. 
c. Verification and evaluation of fault detection 
tests. 
d. Generation of detailed fault dictionary for a 
circuit. 
1.3  Tyoes of Digital Lo^ic Simulators 
There are various techniques the designer of a digi- 
tal simulator may employ in developing his program.  Usu- 
ally the prospective application of the simulator plays an 
important role in the designer's decision.  What follows 
is a concise introduction of the various options available 
to the designer of a modern digital logic simulator. 
1.3-1  Data Structures 
There are generally two ways of forming a data base 
for storing all the necessary information about a circ.uit: 
a. Compiled-code  method. 
b. Table  data   base. 
In the compiled-code method, the circuit is compiled 
directly into computer executable code which performs the 
3oolean function realized by the circuit. If the simula- 
tor is to be used for pure logic verification where timing 
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considerations ^re of no interest, then this is an effi- 
cient technique because of its simplicity.  Efficiency may 
be further increased by proper rearrangement of the com- 
piled code or readily applied code simplifications.  If 
this technique is to be used for sequential circuits, the 
elements should be sorted in levels with proper breaking 
of feedback lines.  Hence, a sorting processor should be 
available. 
The complled-code simulation is of little, if any, 
use today because of its inherent drawbacks.  Due to the 
way it mechanizes time, only synchronous simulation is 
possible.  This is very restrictive and such a method 
should not be implemented unless a very simple and special- 
ized simulator is desired. 
Table-driven simulators are by far the dominant type 
of simulators used today.  Their data base consists of ta- 
bles which store all the pertinent Information about the 
circuit.  The tables should be concise, with no redundant 
information.  At the same time, they should be easy to ac- 
cess.  Main, considerations are speed and storage.  It 
should be emphasized at this point that the performance of 
the simulator will greatly depend on the structure and im- 
plementation of the data tables.  The designer should be 
aware of the hardware of the host computer since the form 
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of his tables may depend on it.  It Is generally a good ap- 
proach to design a simulator, which may cost several hun- 
dred thousand dollars, In a way such that it will not de- 
pend on any particular computer.  The resulting program Is 
then more "transportable", but generally its efficiency Is 
thereby decreased.  Hence, the designer usually limits his 
program to a particular "family" of computers and takes in- 
to account their hardware characteristics. 
Digital logic Is currently based on table-driven 
techniques.  They can handle both synchronous and asynchro- 
nous circuits.  Also, small changes in the original circuit 
do not necessarily imply recompilation of the whole cir- 
cuit, since a few index changes in the tables may take care 
of these modifications. 
1.3-2  Elements Used In the Simulator 
In the discussion that follows, some non-standard 
terms are used, which do not appear in the literature.  Al- 
though they should be self-explanatory, their definition is 
presented below to avoid possible misinterpretation. 
Basic or primitive element:  A logic element that may 
be simulated without being translated in terms 
of other elements. 
Basic element set:  The set containing all the basic 
elements of the simulator. 
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Capacity of a simulator:  Maximum size of acceptable 
circuit to be simulated.  The capacity of a 
simulator Is usually given In terms of number 
of elements In the circuit and/or number of 
leads.  The number of total inputs or outputs 
of the circuit may also be included. 
Resolution of a simulator:  Accuracy or precision of 
the simulator. 
A simulator is built in such a way that it understands 
only certain basic logic elements.  The designer usually 
decides which logic elements his simulator should be able 
to recognize.  He then supplies his simulator with the com- 
puter code which describes the behavior of these basic u- 
nits.  For an OR gate for example, he would specify in his 
code that the output of the crate would have the value of 0 
iff none of its inputs have the value 1.  In this vray, the 
computer will be able to simulate the OH  gate correctly. 
Once the basic elements are defined, the computer, 
will be able to simulate their behavior only.  Consider the 
case in which the basic elements are the AMD, the OR and 
the NOT gates.  If these are the only gates the simulator 
understands, then every circuit to be simulated should be 
written in terms of OR's, AND's and NOT's.  Although this 
is theoretically possible, it presents some practical prob- 
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leras. The user will have to write every component of his 
circuit in terms of OH,AND and NOT gates. This is hot an 
easy task for the user. Even if the computer would do it 
for him, the resulting circuit would include many gates. 
An obvious solution to the above problem is to in- 
crease the number of elements in the basic element set. 
NAND and NOR gates should be included. Flip-flops should 
also be implemented as basic elements, so that it would 
not be necessary to write them in terms of combinational 
logic. Thus, an adequately broad set of basic elements 
should be one of the designer's main considerations. 
Although the efficiency of the simulator is increased 
by the expansion of the basic element set, the user may de- 
sire to work with higher-level elements such as counters, 
registers, etc., that are not included in the basic set. 
This often occurs when the user is simulating large cir- 
cuits.  Without changing the internal structure and the op- 
eration of his simulator, the designer can implement some 
programming techniques to make it appear more powerful from 
the user's point of view. 
The first technique is to have a Boolean preprocessor 
operate on the user's input circuit to the simulator. The 
Boolean preprocessor should be able to read and understand 
Boolean equations, and generate the corresponding circuit. 
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Thus, 1st the user Input a desired Boolean equaMon 
rather th^n building and input ins the corresponding cir- 
cuit.  The generation of the circuit would be the task of 
the preprocessor.  Thus, if the user wanted lead A to be 
A=(B+C)D+5, he would specify so directly.  The preproces- 
sor would generate the corresponding circuit shown in Fig 
1 below and would input it to the simulator. 
B 
C 
D 
-> A 
Figure 1: Circuit generated by the Boolean processor for A. 
This technique helps the user to decrease his input 
considerably, and allows him to think in terms of Boolean 
relations rather than circuit elements.  It would be a use- 
ful tool for the logic designer who wants to test his cir- 
cuit in its Boolean-equation form.  It should be noted that 
this technique does not increase the final storage and 
speed efficiency of the simulator.. 
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Another programming technique that the designer of the 
simulator should consider is the feature of macro-process- 
ing.  The idea in macro-processing is to let the user build 
new elements he wants to insert in several places in his 
circuit and which are not available in the simulator. 
These elements should only once be described in terms of 
the elements in the simulator.  Once this is done, the user 
may insert them in his circuit in the same way he inserts 
the primitive elements provided by the designer. 
This technique saves considerable time for the user. 
He defines a new logic block only once, rather than every 
time he uses it.  Now the user may think In terms of la'rg- 
er blocks like counters and registers.  The designer may 
even provide a library of commonly used elements so that 
the user can employ them directly, without having to define 
them. 
It should be noted that the capabilities of the simu- 
lator seem to have increased since it understands more, el- 
ements than before.  This is true from the user's point of 
view.  For the designer of the simulator, however, no ad- 
ditional changes to his program are necessary.  A prepro- 
cessor is needed to translate the user's blocks In terms 
of the primitive elements of the simulator.  The program 
performing this type of processing is usually called a 
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macro-processor.  One such program was developed by the 
writer and is described in Chapter ^.  It is used as a 
preprocessor of a particular logic simulator for extending 
the latter's applicability.  The reader should be cau- 
tioned that k  careful use of logic blocks (macros) is rec- 
ommended.  It is very easy to surpass the capacity of the 
simulator by using only a few large blocks, since one such 
block may consist of hundreds of primitive elements. 
Finally, a third programming technique is available 
which overcomes the storage problem of the macros discussed 
above.  The designer originally includes in his basic set 
those elements he considers necessary.  Then, he allows the 
user to Include new elements by describing them in computer 
code rather than primitive gates as in the case of macros. 
The description of the new elements is similar to the one 
that the designer used to implement his, i.e., computer ex- 
ecutable code that performs the Boolean function of the 
logic element.  This approach of letting the user describe 
the behavior of a large logic element in terms of computer 
Instructions is usually referred as "functional simula- 
tion".  In the functional simulation, the basic element set 
of the simulator is left open to the user to insert his own 
logic elements. 
This technique Is more efficient compared with the use 
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of nncros since both storage and execution time are -reat- 
ly reduced.  One large logic block may be treated as a. 
single element, possibly with multiple inputs and/or out- 
puts.  The use of an 'equivalent' macro might take consid- 
erable storage and its processing time would be signifi- 
cantly longer.  The main disadvantages of functional simu- 
lation are : 
1. An additional requirement is imposed on the de- 
signer to make .the data structure of his simulator modular 
enough so that it may accommodate a wide range of user 
specified elements.  This imposes a big problem on the de- 
signer, who is obliged to think in terms of general ele- 
ments rather than some fixed ones with known characteris- 
tics such as number of inputs and outputs.  He may have to 
decrease his simulator's efficiency and/or impose restric- 
tions on the user's new functional elements. 
2. The user must become familiar with the simulator. 
He can no longer use it completely as a black box.  He has 
to write the proper computer instructions In the proper 
language.  This is generally a difficult task for the user, 
harder than writing a macro to do the same job. 
3-  Timing considerations of the functional elements 
should be taken into account by the user.  With macros this 
is not, generally, necessary since Individual gate delays 
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-ire inherent within the lojic block.  The user of function- 
al elements has to specify delay times for his newly de- 
fined block.  For large elements, this is a tedious task to 
impose on the user. 
The render should also notice that the use of func- 
tional elements decreases the accuracy of the simulation, 
since the fine gate structure of the circuit is no longer 
preserved. Hence, the simulator's resolution is decreased 
with the addition of functional elements.  In demanding 
simulation applications such as in Bell Labs, different 
types of simulators are used during the development of a 
system.  A functional simulator is used to verify initial 
system design expressed in terms of registers, memories, 
etc., where gate-level logic is not available yet.  Once 
the circuit is verified to work properly on  the functional 
level, its gate-level description is tested by a lower- 
level but more accurate gate simulator. 
To summarize the above ideas, the following guide, 
lines should be considered by the designer of a modern 
simulator: 
a. For simulating small circuits, a basic element set 
with the standard logic gates and flip-flops should be suf- 
ficient for the simulator. 
b. For medium-to-large circuits, an enlarged version 
of the simulator In part (a) above should be used together 
with a macro facility.  Tho simulator's capacity should be 
increased and new elements can be added, either as primi- 
tive ones in the basic set, or as defined macros in a macro 
library. 
c.  For handling large circuits, functional simulation 
is necessary. 
Finally, the Boolean oreprocessor Is a practical accessory 
applicable In all simulator schemes. 
1.3-3  Time Mechanization 
A very important decision for the designer of a digi- 
tal logic simulator is how to mechanize time in his pro- 
gram.  The effectiveness of his simulation, both in cor- 
rectness of modeling and in speed, greatly depend on the 
time-flow mechanism. 
Because of inherent characteristics of computer oper- 
ation, only one   (or very few) elements may be evaluated at 
a time.  The designer would like to avoid having a gate 
with an updated input and a non-updated one, as shown in 
Fig. 2 . 
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IJnd.n terli 
:>Jot updated 
Figure 2 Timing considerations in simulation 
One way to' solve the problem is to arrange the input 
circuit into cascade levels of logic.  This is a rather 
primitive technique though, being both time-consuming and 
inaccurate. 
Another way is to store more than one value for each 
element.  This is usually  called    state variable ap- 
proach.  In the example shown in Pig. 2, if all gates had 
a delay of one time unit, then two values would be neces- 
sary for each lead:  the new value and the old value.  The 
new value of the output lead of a gate is evaluated from 
the old values of its input leads.  Thus, the inconsistency 
illustrated in Fig. 2 is avoided.  Although the state-vari- 
able method offers a solution to the above problem, it cre- 
ates a new one by requiring multiple values for each lead 
in the circuit.  It is a straight-forward time-flow mecha- 
nism, though, and, if efficiently implemented, it may be 
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practical.  This Is clearly illustrated in its applica- 
tion to the DLS  program, discussed in Chapter 2. 
Quantization of time into discrete units Is generally 
employed in all simulation schemes.  Signals may change on- 
ly at discrete time instants.  A fixed-increment model, 
would simply increment time by a fixed unit (of relative 
size), and at each increment, it would determine whether or 
not any activity is to take place.  Another model employs 
the next-event mechanism, where the simulator proceeds from 
one scheduled event to the next.  Scheduling of events is 
done according to changes in element inputs and propagation 
delays assigned to the elements in the circuit.  An event 
is defined to be that time instant when an output line of 
an element (or elements) is to change value.  Both of the 
above techniques have implementation drawbacks.  The fixed- 
increment model requires extensive tables and element eval- 
uations.  The next-event model needs to store considerable 
data for each event.  Modern simulation systems employ va- 
rious combination schemes of these two models in an effort 
to achieve maximum efficiency in speed and storage^ 
Some simulators use the selective trace technique to 
improve even more the overall efficiency.  This technique 
Is based on the principle that, if an element's output does 
not change when the inputs are considered, then the fan-out 
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of that element Is unaffected by the excitation that caused 
the evaluation.  Hence, updating of elements is substan- 
tially reduced . 
1.3.^  Prom nation Delav of Elements 
" .■■■■■ ■< ■     —.^ ■■    MI    m^—i>—in      — ■■    mm      ■       ———■■— 
A major problem that the designer faces 3s v'mt types 
oV  delays he should allow for the basic elements of his sim- 
ulator.  The more realistic the delay model, the more com- 
plex his implementation becomes.  Thus, it is again a mat- 
ter of compromising between accuracy and efficiency.  The 
use of the simulator is the most important consideration. 
Zero and unit delays are easily implemented, but such sim- 
ulators are restricted to logic verification and are not 
suitable for design verification. 
The design verification needs a more precise delay 
scheme.  Assignable delays should be considered.  This mod- 
el permits average gate delays which may be a multiple of a 
unit delay.  Assignable delays result in a much more pre- 
cise modeling of the circuit.  With such delay schemes, 
spike analysis as well as a limited amount of hazard detec- 
tion can be accomplished. 
More refined delay models are also employed in some 
simulators.  These allow the user to specify a time range 
in which the device may switch value.  More precision is 
achieved in some simulators by the addition of different 
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rise and fall time, so that the delay depends on whether 
the signal transition is from 0 to 1 or from 1 to 0.With 
each additional refinement, a more precise model is a- 
chleved, but,_ complexity of the program increases and its 
speed suffers. 
1.3-5  Signal Values 
Signal values in real digital logic circuits can be 
either 0 or 1.  The designer of a digital simulator should 
decide whether his simulator should use only these two val- 
ues, or more.  It is usually his choice on the delay scheme 
that determines his decision here.  For a zero, unit or as- 
signable delay models his choices are either two-valued or 
three-valued simulation.  Two valued simulation is consid- 
ered obsolete by today's standards because of serious draw- 
backs inherent in its Implementation, which come about from 
initialization and consistency problems. 
These problems can be resolved to a large extent by 
the addition of a third value X, where X stands for 'inde- 
terminate' or 'don't-know*.  (In the LAMP system four val- 
ues are used:  0,1,2, and J.     Values 0 and 1 are the regu- 
lar 0 and 1 of Boolean algebra.  Values 2 and 3 represent 
non-propagating and propagating "don't-know" conditions, 
respectively.  Value 2 is used solely to allow efficient 
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Initialization of the circuit. \t   the beginning of a sim- 
ulation run all gates are initially set to the value 2. 
The non-propagation property is necessary to prevent de- 
stroying a prespeclfled initial state of the circuit.  Val- 
ue 3 is a propagating "don't know" representing indetermi- 
nate propagation signals.  It corresponds to the X value in 
the previously discussed three-value simulator.) 
In the case of simulators with more precise delay 
schemes (minimum-maximum range) a six-valued simulation 
could be used:  0,1,X,U (signal rising), D (signal fal- 
ling), ii (potential spike, hazard or race). 
1.3-6  Synchronous or Asynchronous Simulation 
The terms synchronous and asynchronous simulation re- 
fer to the manner in which timing considerations and re- 
sponses are modeled.  In synchronous simulation each oper- 
ation takes place under the control of a clock.  In asyn- 
chronous simulation, the signal values of each element are 
available as soon as state changes occur and not on fixed 
clock times. 
Synchronous simulation, although simpler and faster, 
because fewer events are to be accounted, is obsolete to- 
day, since It is restricted to synchronous circuits and it 
is associated with techniques no longer favored, like com- 
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piled-code simulation and zero or unit delay schemes.  On 
the other hand, asynchronous simulation is preferred, being 
capable of simulating both synchronous and asynchronous 
circuits. 
The designer of a modern simulator should implement 
asynchronous simulation since it is more general than syn- 
chronous.  It can be used both for logic and design verifi- 
cation, whereas synchronous simulation is restricted to 
logic verification with less rigid time flow mechanism. 
1. ^  Fault Analysis Simulation 
The important role of digital logic simulation in 
fault analysis necessitated the development of specialized 
simulators for this purpose. 
If digital simulation is the process of modeling the 
behavior of a real circuit by the computer, digital fault 
simulation is the modeling of a digital circuit in the 
presence of faults.  There are some standard forms of 
faults that are usually simulated, such as stuck-at fa'ults 
and shorted leads, but for our purpose a fault will gener- 
ally indicate some physical defect in the circuit. 
There are two classes of simulators, not necessarily 
exclusive:  the fault-free or true-value simulators, and 
the fault simulators.  The latter are more general than the 
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true value simulators since they are capable of handling 
both fault-free and faulty circuits.  True-value simulators 
raay sometimes be used for fault analysis, but their appli- 
cation is both limited and inefficient, as we shall see. 
Fault simulators need additional data bases to keep 
track of special activities such as fault specifications, 
fault propagation, fault insertion and fault detection.  A 
fault simulator can be used for logic verification and de- 
sign verification.  Its prime application, though, is ver- 
ification and evaluation of fault diagnostic tests.  There 
are generally three schemes of fault simulators: 
a. single fault simulators 
b. the deductive fault simulators 
c. parallel fault simulators 
The single fault simulators are similar to the fault 
free ones. A single fault at a time is inserted into the 
circuit and simulation begins. This scheme is very ineffi- 
cient and slow. Unless a small number of faults is to be 
examined, or only a fault-free simulator is at hand, sin- 
gle fault simulation should not be considered. 
The deductive method of simulation for fault analysis 
m 
was first introduced by Armstrong.  This technique explic- 
itly simulates the behavior of the fault-free logic and 
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simultaneously deduces all faults that can be detected by 
a given input vector. 
The third type of fault simulators make use of the 
parallel simulation concept.  In this scheme M copiec of 
the circuit are simulated on each run, the fault free one 
together with ones in which faults are inserted.  M is 
usually the word length of the host computer.  Each bit of 
a word corresponds to a signal value in one of the M ver- 
sions of the original circuit.  Faults of interest are in- 
serted in each copy by using appropriate fault masks.  In 
the CDC-6000 series of computers with a word length of 60, 
up to 60 copies of the same circuit may be simulated on 
each run.  In Figure 3 below, bit 0 would hold the true 
value of lead Y in the fault free circuit MQ.  Then, to 
simulate circuit M^ which is the same  as  MQ but xtfhose Y 
is s-at 0, the first mask shown would be used.  The second 
mask would be used for simulating a circuit Mo with Y 
s-at 1.  The first mask (for s-at-0 faults) is ANDed with 
the correct value of Y.  The second mask (for s-at-1 
faults) is Ofled with Y. 
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True value 
MO "1 M2 M 59 
111       ...        1 
Mask 1 1 0 1 •  •   • 1 
Y In M-^ Is 
s-a-0 
Mask 2 0 0 1 •    •    • 0 Y in M2 is 
s-a-1 
Figure 3« Parallel Fault Simulation 
Parallel simulation, unlike deductive, is not re- 
stricted to single faults.  It may easily be extended to 
multiple faults by using more than one mask for each cir- 
cuit.  It should also be noticed that the scheme of paral- 
lel simulation is not limited to fault analysis only.  Each 
bit of the computer word could correspond to the same fault 
free circuit with a distinct input vector.  Hence, up to M 
different input vectors can be tested on the same circuit 
on only a single run.  This increases considerably the ef- 
ficiency of the simulation process. 
More than one of the above schemes may be used during 
fault analysis.  Bell's LAMP simulator, for example, in- 
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eludes a distinct true value simulator for fault free cir- 
cuits.  It also includes a fault simulator to test circuits 
with classical stuck-at faults.  There is a separate simu- 
lator, similar to the one above, but which employs the 
technique of narallel fault simulation.  Finally, there is 
still another simulator which allows testing of circuits 
with non-classical faults, such as shorts between adjacent 
paths and crossovers. 
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Ch ■■"-■Icr 2 
InPLLWEHTATIOM OF A DIGITAL ilhULATOR 
2.1  The Digital Lo-ic Simulator PL3 
In this Chapter, we consider a simulation program 
called DLS (Digital Logic ^Simulator), which is a Fortran 
projr^m written at Air Force Institute of Technology.  The 
simulator was completed at the end of 1971 and, hence, does 
not include many of the modern features discussed in Chap- 
ter 1. 
2 .2  Capacity of DLS 
The available version of DLS can simulate circuits 
consisting of up to k-^0  logic elements.  The maximum allow- 
able number of distinct leads in the circuit Is 675.  There 
may be up to 15^ external inputs'.  Signals on up to 25 
leads may be printed on  each run.  Some of these upper 
bounds can be readily extended. 
2.3  Data Structure 
DLS is a table-driven simulator.  It employs four data 
tables:  LAB.LL.jiLT and OUTPUT, as shown in Fig. k. 
LAB is a 675x1 array containing the CDC alphanumeric 
codes for all signal names in the circuit.  The element 
output labels are stored in the first portion of the table, 
and the external inputs are stored in the second portion. 
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Figure ^: Data tables in DLS 
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Eooh  entry of LAB contains one lead label. 
The Value Table LL is a 675^2 array.  LL is oar^llel 
to LAS and contains two entries for each label.  Column one 
of LL contains the delay register and column two contains 
the delay mask for each signal.  If the latter has a delay 
of n time units, the n+1 first bits of the 60-blt word are 
used.  The left-most bit 0 contains the current output val- 
ue of the signal evaluated n times earlier.  The value cal- 
culated at the current time increment is entered into bit 
n.  The delay mask is used to enter the new value Into the 
proper bit of the delay register for each signal.  A signal 
with delay n would have a delay mask of all O's with 1 only 
in the n'th bit. This will become clearer when the delay 
scheme of DLS is considered. 
The element table ELT is a ^50x10 array.  Element out- 
puts, element types properly coded, and element inputs are 
stored in ELT.   Outputs and inputs are stored as pointers 
to corresponding LAS entries. 
Finally, table OUTPUT is a 25x1 array storing the la- 
bels whose values are to be printed. The elements of OUT- 
PUT are also indices to the corresponding entries in LAB. 
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2 . '\-     Basic Element .Set 
The available elements In the basic element set of 
DLS are: Tabl.a 1. Lo^ic elements in DLS 
Combinational Lo^lc 
Type 
AND  Gate 
Oii  Gat- 
Inverter 
NAi\iD  Gate 
NOR  Gate 
Exclusive-OH 
JNia me Code 
AND 7 
OH 8 
livfV 9- 
iM'AND 10 
NOR 11 
EOR 12 
Flip-Flops 
Name       Code Type 
TFF            1 Trigger 
JKFF          2 JK 
RSFF          3 Clocked  RS 
rtSFFU       b Level-sensitive   RS 
HSTFF        5 HST 
DFF             6 Delay 
JKFFN       16 JK 
Special Elements 
Name   Code   Type 
CLOCK  13    Clock pulse generator      .__ 
DELAY  15    Arbitrary delay element 
StfTCH  lb Switch 
The code numbers correspond to the internal represen- 
tation of the elements in the ELT table. 
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2 .5  Time Mechanization 
Time Is quantized into discrete time units.  Time in- 
crements are of relative size; the user may interpret them 
as nanoseconds, microseconds, etc.  All .gates are evaluated 
at each time Increment.  The state-variable approach scheme 
discussed In Chapter 1 is used.  Because more than one unit 
delay Is allowed, the present output value of combinetional 
elements is a function of their Inputs at n time units ear- 
lier.  For se.iuential elements with delay n, the output at 
time t^ is a function of the inputs at tj__n , and the state 
at tj__n .  These relations are formally stated below: 
Combinational logic:   y (tj_ )=f (x (t^__n) ) 
Sequential logic   :   y (tj_ )=f (x (t1-n) ,y (t1-n) ) 
Y Both synchronous and asynchronous simulation isvpos- 
sible with this timing scheme. 
2.6  Propagation delays 
Assignable delays are available in DLS.  These are 
multiples of a unit delay corresponding to a delay of one 
time increment.  The user may specify an integral number of 
delay units for each element.  A default value of 1 is au- 
tomatically assumed for unspecified delays.  Consider the 
case in which the user assigns a delay of 5 time units for 
an element with output lead X.  The delay mask for X would 
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have  a  1   in  bit  5  ^s   shown  in Fig.   5  below: 
0  1  2 3  ^ 5  ^ 
—r_. 
0 0 0 0 0 0 
59 
0 Delay Mask for X 
0 1 2 
1 0 1 
3^56 59 
0 
I f 
ignored 
Delay register 
for X 
Present value 
of X at ti 
Computed value of X 
to be outcuted at t i + 5 
.Figure 5:    Delay scheme in DL6 
The present value of X is determined from bit 0.  In 
the above example, X computed from its present Inputs, is 
entered into bit 5-  The delay mask is used to enter the 
present'value in the correct bit of the delay register. 
On each time increment, the delay register is shifted to 
the left by one bit.  So the entered value of X will show 
up at the output (bit 0) after 5 time increments.  Thus a 
delay of 5 time units is correctly simulated.  The maximum 
assignable delay Is 59t limited by the word length of the 
CDC-6600 computer.  It should be noted that,- although the 
state variable approach was termed impractical in Chapter 
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1, this particular implementation here is fast and 
straightforward.  Very few computer operations are per- 
formed.  Storage is not wasted because only one word ner 
label is used.  Finally, the propagation of time simply 
takes the form of a single shift of the entries in L.L(1), 
This updating scheme by single shifts is both efficient 
and conceptually simple.  This illustrates the case in 
which a generally bad technique, when efficiently imple- 
mented, may be practical. 
2 .7  Signal Values 
Only two values, 0 and 1, are allowed in DLS.  The 
don't know value X is not employed, neither can it be eas- 
ily Implemented without changing significantly the data 
structure of the simulator.  This presents a very serious 
drawback of the program, especially if it is to be used 
for fault analysis. 
2 .8  Synchronous and Asynchronous Simulation with DLS 
DLS can simulate both synchronous and asynchronous 
circuits.  It includes four modes of operation:  Gate, 
Event, Synchronous and Asynchronous.  In the beginning of 
his simulation the user specifies under which mode he wants 
to test his circuit.  Gate mode is the basic mode of opera- 
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tion in DLS .  Circuit inputs are examined every time incre- 
ment and all elements are evaluated.  With Gate mode, the 
UGcr can investigate the fine structure of signals ix. his 
circuit.  Event mode is similar to Gate mode with son'3 pro- 
visions to reduce the output that is printed by the com- 
puter.  Synchronous mode is basically used to verify tran- 
sitions of synchronous sequential circuits.  Flip-flops are 
not evaluated unless the combinational logic becomes stead- 
y.  Once this has been achieved, the state of the circuit 
is updated and the next input is read.  Thus, to the user, 
it appears that the input and the flip-flops are ANDed with 
a master clock internal to the simulator which goes to 1 
whenever the combinational logic becomes stable.  The Asyn- 
chronous mode differs from the Synchronous one, in that 
flip-flops are now evaluated every time increment regard- 
less of whether the combinational logic is stable or not. 
The next input is read after the circuit is stabilized, 
i.e. enough time is automatically provided by the simulator 
to the input to propagate its effects through the circuit 
and settle it to a new state before the next input is read. 
Synchronous and Asynchronous modes simplify the test- 
ing of sequential circuits.  A master clock in Synchronous 
mode, as well as continuous checks for circuit stability 
in both modes are implemented In the simulator and pro- 
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vided to the user. 
2.9  DL^ Evaluation 
The digital logic simulator DLo does not contain many 
of the desired features included in a modern simulator. 
This should be attributed to the fact that the state of art 
of digital simulation has changed considerably since the 
design and completion of DLS. 
DLS is table-driven and this is the current trend. 
It employs a fixed-time incrementation scheme.  This is in- 
efficient compared with faster and improved techniques. 
However, it uses the state variable approach in a very 
powerful way, allowing up to 59 unit delays for each signal 
without requiring any extra storage.  Each time increment 
and updating of the circuit is performed by a simple left- 
shift operation of the entries in the value table LL.  This 
saves considerable execution time, since a minimum of 
changes are performed on the data tables.  Also it makes 
the time routine of the program conceptually easy. 
The main drawback of DLS is its two valued simulation, 
which is considered obsolete now.  If only two values are 
allowed, then problems with the initialization of the cir- 
cuit arise.  Unrealistic c.ses, such as both the input and 
the output of an inverter being 0 may initially occur. 
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Such problems may be corrected by having the user set con- 
sistent initial v°,lues.  This is generally impractical even 
for circuits of moderate c'ze.  Another limitation of   the 
two valued model is that don't-knows due to spikes, un- 
knowns etc. cannot be used.  This imposes restrictions on 
the apolication of the simulator, which is now basically 
limited to lo^ic verification.  Fault analysis capabilities 
of the simulator are also considerably decreased.  It Is 
basically this drawback that makes DLS a rather orlmitive 
simulator according to present-day standards. 
The four modes of operation included simplify, to a 
large extent, its use.  It makes simulation easier for the 
user and solves some of the problems created by the absence 
of don't-know value X, by checking for stability of the 
circuit (Synchronous and Asynchronous modes). 
Some other advantages of the DLS are its modularity, 
which makes the program easy to understand and modify, and 
the free-format input, which simplifies its use.  The .basic 
element set includes a sufficient number of standard com- 
binational and sequential elements. 
In general, DLS is a powerful enough simulator if one 
considers the time of its development and the fact that it 
was written by one individual rather than by a group of 
-V. 
engineers. 
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To increase Its applicability in simulating medium- 
slze circuits with i'iSI elements, the feature of macros, as 
discussed in Chapter 1, was developed.  This feature is 
described in the next two chapters.  It should be empha- 
sized at this point that the macro processor Is entirely- 
independent of the particular simulator DLS.  It can be 
used to reinforce any digital logic simulator, as well as 
other systems programs, such as assemblers. 
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I'iACHO PHUCSSSING 
Introduction 
A .^cro processor is a text (or code) processor that 
facilitates programming in low-level languages.  Its input 
is some text and its output is a processed version of the 
input text according to some prespecified rules.  Usually 
the output of the macro processor serves as the input to 
an assembler.  Thus one xvay of looking at the macro 
processor is to consider it to be a preprocessor of the 
assembler.  Although this is its standard use, it is not 
restricted, as we shall shox-7, to this application only. 
To a certain extent, the macro processor fills the 
gap between high and low-level languages, enabling the 
programmer to write in a more powerful style while still 
in an assembly language environment.  As such, the macro 
processor can be thought to be a programming tool in t>he 
service of the user. 
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3.1  Macros 
Writing In assembly language, a programmer often 
f'Tces the problem of repeating exactly the same code in 
several places throughout his program.  One rather primi- 
tive v.ray of solving this problem is to type (or punch) 
multiple copies of the same code and insert these copies 
wherever it is necessary.  The need of a programming tech- 
ni iue to relieve the programmer from such a tedious task is 
obvious.  This is how the idea of macros and macro proces- 
sors originated.  The programmer would abbreviate the re- 
peated code by assigning it some name, and whenever he 
wanted to use that particular code, he would just insert 
the name.  It would be the task of the macro processor to 
substitute the corresponding code in the program whenever 
the name of a macro was encountered. 
Consider the following instructions as being part of 
an assembly language program.  The mnemonics of the machine 
instructions in this example, as well as in the ones that 
follow, are taken from the IBM-36O instruction set, but the 
choice is entirely arbitrary.  The same idea would apply 
for any other assembly language, and thus the reader need 
not be familiar with the IBM-360 assembly instructions to 
7 
be able to understand the example. 
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L   1, A  Load register 1 v.ith the contents of location A 
A   1,3 Add to contents cf reg. 1 the contents of loca- 
tion B 
ST  1,C Store contents or  reg. 1 in location C 
L   1,A 
A   1,3 Again, operation C=A+3 is performed 
ST  1,C 
Example 1. 
In both cases, exactly the same three instructions are 
repeated to evaluate C=A+3.  If that were done several 
times throughout the program, it would be a rather degrad- 
ing task to have the programmer repeat the same code. > It 
is usually when such embarassing situations arise that new 
hardware or software techniques are devised. 
3.2  Macro Language L20J 
The above problem is solved by the software technique 
of using macros.  That is, have the programmer name that 
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portion  of   the   code  vrhlch   :.-;   to  be   used  repeatedly arid  use 
the  issl/jned  name   Instead   cf   the   code   thereafter.      In  the 
above   example   the   programmer  could  write: 
.•iACfiO  Be3inning   of  'aacro 
ADD         Name   of  macro 
L 1,A 
A 1,3  Definition  body  of  macro 
ST       1, G 
i"lEi\iD     End of macro 
ADD     First call to macro ADD 
ADD     Second call to macro ADD 
The first card MACRO indicates the beginning of a 
macro definition.  The next card is the name that the pro- 
grammer assigns to his macro.  What follows is the defini- 
tion of the macro, i.e the code to be abbreviated by the 
- bQ  - 
r/.acro name.  The r:^ND cirri indicates the end of the '-aero. 
Now, the programmer may call the macro ADD wherever he 
'■rants the corresponding; code to be inserted.  The macro 
processor saves the macro definitions and inserts the cor- 
responding code on every occurrence of its name. 
3 . 3  Macros with Dummy Arguments 
The problem of repeating the same code is now over- 
come, but consider also the following example: 
L l.A 
A l.B 
3T   1. C 
L 1, Al 
A 1.B1 
ST 1.C1 
Example 2. 
A call to ADD, as previously defined, will work for 
the first case but not for the second. Both sets of in- 
structions are similar in that they both evaluate Z=X+Y. 
In the first case, X=A,Y=B,Z=C  where as, in the second, 
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X-AI.Z-31.Z-C1. 
The programmer would like to define his macro using 
dummy iijUnents or parameters.  He then would call It using 
the actual arguments.  Thus a new version of ADD with this 
additional feature of dummy arguments would be: 
ADDXYZ 'X, 'Y, 'Z 
L 1, 'X 
A 1, 'Y " 
3T 1, 'Z 
Dummy arguments are preceeded by an apostrophe (')• 
The macro calls to ADDXYZ would now be ADDXYZ A.B.C, and 
ADDXYZ Al, Bl, Cl to generate the code in Example 2.  Note 
that there is a 1-to-l positional correspondence between 
the dummy and the actual arguments appearing on the macro 
name card and the macro call respectively.  This is usually 
referred as a call by position.  An alternative way is the 
call by name or keyword in which both the dummy and ictual 
arguments are used in the macro call, e.g ADDXYZ 
•X=A, »ir=B, 'Z=C. 
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3 • '-*•  Conditional "acros 
Suppose the programmer wants to t-rrlte the following 
code : 
L 1,A 
A 1,B 
ST   1,C 
A    1.B1 
3T   1,Cl 
ST   1, C2 
Example. 3 •■    ■ 
With the introduction of conditional macro pseudo- 
instructions, the programmer can write a new macro ADDXYZN 
as follows: 
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MACRO 
ADDXYZN •x,» Y, 'Z, »w 
IF   »N=1 GO .ONE 
IF   »N=2 GO .TWO 
IF   »N=3 GO .THREE 
.ONE L          1, »X 
.TWO A          1, 'Y 
THiiEE  31       1, »Z 
MEND 
The macro processor is now capable of performing a- 
rithmetlc comparisons and following corresponding actions 
Just like In a higher level language.  GO is an uncondi- 
tional Jump.  Processing continues from the line having as 
label the label that appears in the GO statement.  Macro 
labels are preceded by a period to indicate to the proces- 
sor that they are only for Internal use (within the macro 
processor) and should not be generated into the expanded 
code, i.e. Into the output of the macro processor. 
The IF pseudo-op performs an arithmetic comparison. 
If the condition is satisfied,the pseudo-op that follows 
on the same card is processed.  Otherwise the IF line Is 
ignored and processing continues with the next line. 
The calls ADDXYZN A.B.C.l 
ADDXYZN A1.B1, C1.2 
\ ADDXYZN A2,B2, C2,3 
will generate the code shown In Example 3» 
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3-5  Mo s ted fyjcro Definitions 
In rainy  occasions the programmer vnnts to define a new 
lrncro within the definition of -another macro so that the 
Inner one may share the dummy arguments of the outer one. 
Consider the following example: 
MACHO 
OUT    'A 
HACriO 
XW     »B 
MEND 
MEND 
t A   I A, *B Macro definition 
of IN 
►Macro definition 
of OUT 
,r^~ 
Definition of macro IN will take place when macro OUT 
is called.  Once OUT is called, the programmer may call IN 
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anywhere In his program including Inside the definition of 
OUT after the definition of   III.   The macro processor "list 
no'.f be able to recognize and process properly nested 3cro 
definitions. 
It should be noted that during an expansion of OUT, 
the definition of IN is not generated in the expanded out- 
put but it is saved by the -macro processor to be used for 
expending any subsequent calls to macro IN. 
3.6  Macro Calls within other Macros 
Once a macro is defined, the programmer would like to 
be able to call it anywhere in his program, even within a 
macro definition.  Consider for example the case in which 
the programmer wants to evaluate Z=2(X+y) in several places 
in his program.  He could of course write a new simple 
macro to do this, but he notices that the consecutive calls: 
ADDXYZ   A.B.C 
ADDAXZ        C.C.C 
of his already defined macro ADDXYZ, have the same effect. 
Instead of repeating both lines each time, he can define a 
new macro ADDXYZ2 as follows: 
MACHO 
ADDXYZ2   'X.'Y.'Z 
ADDXZZ    'X.'Y.'Z 
- k6   - 
ADDXYZ   '2,'2,'2 
If he then wants to evaluate C=2(A+B) he may call: 
ADD,arZ2  A.3.C. 
The processor must now be able to process multiple levels 
of macro calls.  To do thl^, a push down stack of arrays 
is employed where all pertinent information about a -~. icro 
call is saved until it is ^ully expanded. 
3«7  Recursive macros 
With the two features of conditional macro processing 
and macro calls within macros, the programmer is capable 
of writing in a very powerful macro language.  He may de- 
fine a macro A which calls itself, or which calls a macro 
B which calls C which calls A again.  These two cases are 
illustrated on  Pig. 6 beloxv: 
A 
B 
Figure 6:    Recursive macros 
These macros forming a closed calling loop are standard 
examples of recursive macros.  The loop is allowed to be 
formed because the macro processor may properly handle 
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i^cro calls within macros.  The conditional macro proces- 
sing is necessary in this case to break the closed loop 
when certain conditions specified by the•programmer are 
satisfied.  Without the conditional pseudo-ops, the macro 
processor would not be able to get out of the closed loop. 
3•3  Macros vs. Subroutines 
Most of the functions realized by macros can also be 
realized by subroutines.  These two features are similar in 
functional use, but their execution differs.  Macros are 
referred to as 'open' subroutines in contrast to subrou- 
tines which are referred to as 'closed' subroutines.  The 
terms open and closed become meaningful when one examines 
the way each one is processed.  The code for a macro is 
inserted whenever a call to this means is encountered.  The 
subroutine is a closed entity somewhere in the program, to 
which transfer is made whenever it is called.  The inherent 
disadvantage of macros is waste of space since a copy of 
the code defining a macro is Dhysically inserted at each 
macro call.  Execution time of macros, though, is shorter 
than that of subroutines, since the program is executed se- 
quentially without time consuming  jumps back and forth the 
main program and the subroutine.  The assembly time, 
though, Is increased when macros are used, since the re- 
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s'lltin-: nro^m 1? lov\rer + io.n in the cise of subroutines. 
The min advantage of TICTOF is the detachir.ent it of- 
fers to the programmer fror- the tedious low level lan^ua^e, 
It elevst.es the programming style almost to a hijh level 
lanjin^e, although the programmer still works in an -is- 
semble lan^ua^e environment.  He does not have to worry 
about correct transfer of subroutine arguments and return 
addresses.  Macros enable htm to work with a language he 
understands better and which the computer does not have to 
translate through a comoiler. 
- 49 - 
"ni ^ •*- r* -~  ,'|. 
MACRO PHOC^SSOH IMPLEMENTATION 
Introiuc tion 
The rmcro processor MACRO described here is a FORTRAN 
uroorram written, tested and run on the CDC-6^00 computer at 
Lehi^h University.  It includes most of the standard macro 
processing features as well as some additional ones.  It 
was made to be independent of any particular assembler, 
thus being of more general use.  With no particular changes, 
it was used in three different applications:  as a macro 
processor for the IBH-360 assembler simulator (LUIA5) writ- 
ten at Lehigh; as a macro processor for the PJJP-8 assembler 
(LEPAL) also written at Lehigh; finally as a preprocessor 
to the Digital Logic Simulator (DLS) program written at 
Air Force Institute of Technology. 
Macro is written in a nodular way, being composed of a 
main program and ten subroutines.  A user may easily make 
any additions or modifications to adapt MACHO to his needs. 
It should be a rather easy task to incorporate the macro 
processor into the first pass of an assembler, making both 
programs more powerful, since the macro processor could 
have access to the assembler's Symbol Table, thus elimi- 
nating some inherent limitations MACRO suffers for its 
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''*"• 1  I'^cro Processor Implementation 
V.'ith the theoretical background developed in Chapter ■ 
3 we are ready to introduce the implementation of the par- 
ticular macro processor hA'JdO as   it was developed by the 
writer.  1'iACiiO is a FOiiTiiAu program, compiled by the FTW 
compiler and run on the CD"-6;^00 at Lehigh University. 
Some of its main characteristics are the following: 
1. It is a one pass macro processor. 
2. It includes three conditional pseudo-ops which 
allow a wide range of conditional macro program- 
ming . 
3-  It handles nested macro definitions. 
^.  It handles nested macro calls (including re- 
cursive macros). 
5-  It Includes a complete set of diagnostic mes- 
sages that make the processor fail-safe. 
6.  It is format-free (no format restrictions imposed 
on the user) . 
In the current version of HACiiO, up to 100 macros are 
allowed in each program, with their total definitions not 
to be lonser than 1000 lines.  These upper bounds can be 
easily changed by increasing the DIMENSION statement in the 
- 51 - 
confer, block.  They should however be sufficient for most 
average programs. 
}v .2     Data Structure 
The data bases of MACHO mainly consist of the follow- 
ing tables: 
a. The Macro Name Table, MNT. 
b. The Macro Definition Table, MDT. 
c. The dummy Argument List Array, ALA1. 
d. A stack of arrays, 3. 
Two separate tables whose entries correspond to those 
of the MNT which store indices: 
e. The Macro Definition Table Index, WDTI. 
f. The dummy Argument List Array Index, ALA1I. 
There are also counters and pointers associated to the 
above data base tables.  Namely: 
a. The M^cro Name Table Counter, MNTC. 
b. The Macro Definition Table Counter, MDTC. 
c. The dummy Argument List Array Counter, ALA1C. 
d. The Stack Pointer, SP. 
Also the Macro Definition Level Counter MDLC is used 
to keep track of nested macros. 
Each line that is processed, either from the input deck or 
from the MDT, Is copied to the array LINE.  LINE is eight 
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vrords long, sufficient to store the eighty BDC characters 
on  each card.  Each BCD character of a card io also ctored 
in array C]_ (left justified) .  All tables and variables 
forming the data base of M;vC;{0 are shared among the various 
subroutines through a COMMON block. 
'+•2.1  The Macro Name Table IVINT 
The Macro Name Table is the table where the names of 
the various macros are sequentially stored as they are en- 
countered in the user's input deck.  For each macro name 
there are two indices associated with It.  These are stored 
in two separate arrays: 
a. The Macro Definition Table Index MDTI.  It is a 
pointer to the beginning of each macro in MDT. 
b. The dummy Argument List Array Index ALA1I.  It is 
a pointer to the first dummy argument of each 
macro in ALA1. 
Each of MNT, MDTI and ALA1 arrays-occupy, a 1000x1 ar- 
ray.  Macro names are stored in MNT as left justified BCD 
characters. 
4.2.2  The Macro Definition Table MPT 
The Macro Definition Table stores the definitions of 
all macros.  The MACRO card is not entered in MDT.  The 
macro definition begins with the macro name card followed 
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by the naln body of the definition and en<is  with the AiLUD 
card.  Lines in HDT are ex:,ct copies of the cards in the 
user's input source deck defining a macro.  ZiDT is a 
1000x8 array.  Eight words are needed per card to store its 
80 BCD characters. 
^.2.3  The Dummy Argument List Array ALA1 
The dummy Argument List Array holds the dummy argu- 
ments of each macro as they are entered by the user.  It is 
not necessary to have one general static argument list ar- 
ray but it was used to simplify the implementation of the 
program.  The ALA1 is a 1000x1 array.  Dummy arguments are 
stored as left justified BCD characters, with the first 
character always being the apostrophe (•). 
k.ZA     The Stack S 
The reason for using the push down stack S of arrays 
is to be able to handle nested macro calls, e.g. macro A 
calling.B.  Obviously recursive macros also make use of 
this data base since they form a particular group of macros 
calling macros, with their calling sequence being a closed 
loop. 
The information stored in an array in S for each macro 
call is called a stack frame. Every macro call generates a 
stack frame.  Each frame contains all the pertinent infor- 
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nation associated with that call.  Thus each frame will 
contain In sequential order: 
a. A pointer to the beginning of the previous frane. 
b. A pointer to 1-1DT indicating the next line or this 
macro to be processed. 
c. The actual arguments appearing in the macro call 
In the order of their appearance. 
The stack is a 1000x1 array.  Pointers in parts (a) 
and (b) above are stored as integers.  The actual arguments 
in part (c) are entered as left justified BCD characters. 
Each of the counters NNTC, MDTC and ALAIC are used to 
keep track of the number of entries in each of the corres- 
ponding three data tables.  They alx^ays point to the next 
free entry in the corresponding table. 
The stack pointer 3P points to the beginning of the 
current macro frame, i.e. the frame associated with the 
last macro call.  If a new frame is to be added in S be- 
cause a new macro call is encountered while expanding a 
previous one, 3P changes- properly to point to the first 
free entry in S where the new frame is to begin.  If a 
macro expansion is completed, the corresponding frame is 
wiped out of the stack by simply decreasing the SP value 
to point to the beginning of the previous frame. 
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4-. 3  Example 5hoT'fln^ the Use of the Various Data Bases 
Consider the macros ADDXXZ and ADDXYZ2, defined in 
Chapter 3. whose definitions are repeated here. 
MACHO 
ADDXXZ *x, •I. 'Z 
L 
A 
1. 'X 
1. '¥ 
3T 1. 'Z 
MEND 
MACRO 
ADDXYZ2 'X,'Y,»Z 
ADDXrZ 'X,•Y,*Z 
ADDXiTZ 'Z.'Z.'Z 
Mi£i\[D 
The data bases formed by these two macro definitions 
will look like: 
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Hi\TC HWT 
ADDXYZ 
MDTI 
1 
ALA1I 
1 1 
2 ADDXYZ2 6 4 
3 
Current value of mNTC=3 
i-iDTC hDT 
1 ADDXYZ 
2 L          1, 'X 
3 A          1, »Y 
^ ST        1,'Z 
5 MEND 
6 ADDXYZ2 
7 ADDXYZ 
8 ADDXYZ 
9 MEND 
10 
ALA1C ALA1 
•X,'Y,'Z 1 •X 
2 •Y 
3 •z 
^ •X 
5 •Y 
•X,'Y,'Z ' 6. •z 
•x,»Y;»Z 7 
•Z, 'Z, 'Z 
Current value of ALA1C=7 
Current value of MDTC=10 
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The stack S is not used yet since no macro call has bien 
encountered.  Assume that the call ADDXYZ2 A,B,C, is just 
be ins read from the input deck.  The following stack frame 
will be created: 
This regularly points to the beginning of 
the previous frame.  Since there isn't 
any, the value -1 is used to indicate the 
bottom of the stack. 
SP=1 
-1. 
6 
A 
Points to the beginning of ADDXYZ2 in MDT 
B  y  Actual arguments appearing on the macro call 
C 
SP always points to the beginning of the current stack frame 
S(SP) points to beginning of previous frame.  If S(SP)=-1 
then there is only one frame in stack. 
S(SP+1) points to the line in MDT to be processed next. 
S(SP+2) contains  the first actual argument; rest, if any, 
follow sequentially In S(SP+£), S(SP+*0 ... 
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Once the stick frame is set up, the processor .^firts 
expanding the ir.ioro.  It tikes and processes the line in 
uDT pointed by S(3P+1).  H-re S(3P+1)=J(1+1)=S(2)=6. 
Therefore line MDT(6) is to be processed.  The orocessor 
recognizes this as a macro name card and. increments 
3(3P+1) which now points to iiDT(7).  The processor substi- 
tutes the actual arguments for the corresponding dummy 
ones,   so that MDT(7) becomes ADDXiTZ A, B.C.  It recognizes 
this as a macro call, and thus a new frame Is set up in 
stack S which now becomes: 
SP=6 
-^ MDT Pointer 
The new value of 3P is 6, and 3(3P+1)=S(7)=1 points to the 
beginning of ADDDXYZ in MDT. ADDXYZ may now be processed, 
while the current information about- the previous call to 
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AJDXYZ2 Is saved in the first stack frame.  When the ex- 
pansion of ADDXYZ is completed, SP will be6ome 1 a^a^n, and 
the expansion of ADDXYZ2 will continue. 
All the changes taking place in the stack while ADDXVZ2 is 
exoanded are shown below. 
3P=-1 
-1 -1 -l -1 -1 -1 -1 -1 -1 -1 -1 -1 
6 7 7 7 7 7 7 8 8 8 8 9 
A A A A A A A A A A A A 
B a •   B B B 3 3 B B B B B 
G c C C G G C G C C C C 
1 1 1 1 1 1 1' 1 
1 2 3 k 5 1 2 • •  5 
A A A A A ■ c C c 
B B 3 3 B c C c 
C G C C G c C c 
3P=-1 
Sta tes :. 
123 k 7      8  9 10 11 .. l>  15 16 
State 1 
State 2 
State 3 
State ^ 
No macro calls yet; stack empty; SP=-1. 
Frame associated with call to ADDXYZ2 A,B.C. 
Read call ADDXYZ A,B.C. 
Set up a new frame for ADDXYZ A,B.C.  Get ready 
to expand it. 
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State   5«     Generate  line  L  1,A  and   pass   it   to   the  expanded 
output. 
State   6:     Generate  line  A  1,S and.  pass   it   to   the  expanded 
output. 
State  7:     Generate   line  ST 1,C and   p^ss   it  to  the   expanded 
output. 
State  8:     MEND card  in encountered;   done with expanding 
ADDXYZ   A, B.C. 
State  9:     Continue expansion of ADDXYZ2;   call   to ADDXYZ 
C,C,C,   is  encountered. 
State 10:     Set up a  new frame  for  the above  call. 
States  11-14:     Expand ADDXYZ  C.C.C 
Lines  L    1,C 
A     l.C 
ST1.C 
are  generated   and  passed   to  the  expanded, 
output. 
State 15:     The  MEND card  of ADDXYZ2   is  encountered.     Ex- 
pansion is  completed. 
State 16:     Initialize SP  to -1 again,   denoting completion 
of macro call expansion. 
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b.i+     Tho MACHO pro-Tn^ 
MACRO is a FORTRAN pro^rnm compiled by the FTN com- 
piler. It is writton in a no^ulir way to facilitate de- 
bu^glns and simplify possible modifications by future users. 
MACRO consists of the following subprograms. 
1. Main Drosmn called MACROP 
2. Subroutine HEAD 
3. Subroutine DUMMY 
^.  Subroutine ArtJUMNT 
5. Subroutine SUBS 
6. Subroutine WORDS 
7. Subroutine IF 
8. Subroutine SET 
9. Subroutine GO 
10. Subroutine NUMBER 
11. Subroutine EdROR 
Subprograms 1 to 5 form the main core of MACRO. 
Subroutine WORDS is a utility subroutine used as a text 
scanner. 
Subroutine 7.8 and 9 handle the conditional macro pseudo-ops 
Subroutine NUMBER is a utility subroutine used by.sub- 
routines 7,8 and 9.  Finally subroutine ERROR generates the 
diagnostic messages whenever an Illegal input to MARCO is 
attemoted. 
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'i . -J- . 1  i'h ^ n Pro.* ran 
The main program is responsible for controlling the 
Proper processing of morns.  It Is the nucleus of t-.'^e 
pro^r^m, calling pertinent subroutines durinc macro defi-" 
nltions or macro expansions. 
The basic functions of the main pro3ram are: 
1. Initialize counters and pointers. 
2. Call subroutine RiAD to read a line (either 
from the input or from MDT). 
3-  If it is neither a MACRO card nor a macro call, 
pass it to the expanded output. 
b.     If It is a MACRO card: 
a. Call subroutine READ to read the macro name 
card either from the input deck or from i-'.DT. 
b. _ Enter the macro name into Mi.'T and save the 
corresponding indices  MDTI and ALA1I. 
c. Enter the macro name line into MDT. 
d. Enter the dummy arguments in ALA1C. 
e. Increment macro definition table counter MDTC 
and macro definition level counter MDLC. 
f. Start entering definition lines into MDT. 
1/  If a MEND card, decrement MDLC: if MDLC=0 
go to step 2; else go to ^f. 
ii/ If a MACRO card, increment MDLC and 50 to 
iff. 
5.     If  it is a macro call set up the appropriate 
stack frame and go  to 2. 
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I 
f 
Step '4- handles imoro definl ticr^ .  Step 5 handles macro 
exile. 
;l. '■* . 2  Subroutine jiEAD ■ 
Subroutine :iiiAD reads i line either from the user's 
input deck or from the iiDT depending on the value of SP. 
1. If 3P--1 (no macro call).read a line from the 
user's input deck and return to the main program. 
2. If SP^r-1 it means that a macro is under expansion. 
Therefore; 
a. Increment S(3P+1) which now points to the line 
in HDT to be processed. 
b. Call subroutine SUBS to substitute the actual 
arguments appearing in the macro call for the 
dummy ones. 
1/  If it is a MEND card and rtDLC=Q, change SP to 
previous value (pop-up one frame in 3 since 
expansion of last macro is done).; go to 1. 
11/  If it is not a MEND card, check if it is con- 
ditional macro pseudo-op; process it if it is; 
return to main program. 
^•^•3  Subroutine DUMMY 
Subroutine DUMMY stores in the dummy argument list ar- 
ray, ALA1, the dummy arguments appearing on each macro name 
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card.     Only   those  ar^UQents   preceeded  by an apostrophe   (*) 
are  considered dummy. 
'4. '4. '4  Subroutine ■v*HJ;-:k,T 
Subroutine ARGUriiMT stores in consecutive entries of 
stack 3, start in;; from 3(Srt-2), the actual arguments ap- 
pearing in a macro call. 
**.'+.5  Subroutine SUBS 
This subroutine performs the substitution of the actu- 
al arguments for the dummy ones.  Its input consists of 
lines from i'lDT which may include dummy arguments.  If a 
dummy argument is found, 3'JBS finds the associated actual 
one  and replaces the former by the latter.  Since these may 
be of different length, the line may have to be expanded or 
shrunk accordingly.  There is a routine in SUBS that takes 
care of this.  If, while expanding the line, non-blank 
characters surpass column 80, a fatal error is generated. 
If shrinking of the line occurs, the routine fills the. 
right end of the line with blanks. 
JU-. U-. 6  Subroutine WORDS 
This is the text scanner of the program.  Its input is 
a card image either from the input deck or from the hDT.  A. 
pointer, called IWD*iX in the program, is also provided by 
the calling program.  WORDS starts 'reading from the column 
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specified by INDEX until It has read a word.  Leading 
blanks are ignored.  A word Is assumed to have been read 
If, after reading at least one non-blank character, a 
delineter is encountered.  It Is the delimeters (stored in 
array DELIM) that indicate the end of the word.  The" de- 
line ters used in W0HD3 are: <C = > +  -  *  /. t ( ) blank. 
New ones may be added and/or old ones deleted to suit the 
user's needs.  Delimeters are also considered as valid 
words. 
Once a word is being read, it is placed in variable 
WORD as BCD left justified characters.  Subroutine WORDS 
returns WORD to the calling program, together with its 
length (in LARG).  Also INDEX is updated to point after the 
end of WORD, so that a next call to WORDS will return the 
next word in the line.  The calling program usually ini- 
tializes INDEX to 1 and then starts calling WORDS.  On each 
call a new word is returned, starting from left to right. 
If WORD=10HENDOF CARD, then there are no more words to read 
on the current line. 
Subroutine WORDS was a breakthrough during development 
of rlACRO.  Without it, the rest of the subroutines would 
have had to scan each line Individually and the result 
would have been rather repetitive and confusing.  With the 
development of WORDS, this function, was considerably sim- 
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Once '.■/ JilDo  was ?v..iilable, designing i-.AC.iO ■_ o be 
fv.-it free rather then fixod-column-orlented was str-ight 
f.:rv:^^d.  At the same time the implenentation of the con- 
ditional pseudo-ops was made a manageable task to realize. 
U-.U-.7     Subroutine IF 
Subroutine IF handles user specified arithmetic com- 
parisons.  There are three valid comparisons in iiACiiO: <^ 
, = and ^>.  If the condition is satisfied, the pseudo-op 
on the same line is processed.  Otherwise the IF line is 
ignored. 
'+.^.8  Subroutine SET 
This subroutine allows arithmetic modification of the 
current numeric value of one of the actual arguments.  It 
is a pseudo-op Instructing the macro processor to perform 
the arithmetic operation and replace the old value of the 
argument by the new one.  A more formal description of the 
SET pseudo-op is given on  paragraph '^.5.2.5 in the.user's 
manual. 
^.^.9 Subroutine 30 
This subroutine alters the sequential processing of 
lines in MDT.  An unconditional jump is made to process 
that line with the same label as that appearing on the GO 
card.   ' •  - • 
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U.1^.10     Subroutine N'Jarte^ 
NU.-'iB^ii is a utility subroutine for the IF and ZST 
pseudo-ops.  It translatec 3CD numbers to their correspond- 
ing integer values. 
^. V. 11     3ubroi'"Vr-o   liliiilOii 
This subroutine generates the appropriate dlsgnoctic 
messages whenever it is called.  An effort was made to make 
MACiiO fail-safe i.e. not to let the user get stuck with a 
node error within his program, if an illegal input is at- 
tempted.  Instead, the user gets a complete account of what 
went wrong. 'If the error is non-fatal, an informative mes- 
sage is printed in the user's output listing and execution 
continues. 
If the error is fatal, the.line generating the fatal 
error is printed, together with a message of what is ille- 
gal about it.  Also the name of the macro that this line 
belongs to is provided to the error message to avoid ambi- 
guities and facilitate debugging.  The expanded code up to 
the fatal error is also provided to the user In an effort 
to decrease debugging time. 
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'r.5  leer's y.-irvil 
'i. 5 • 1  Accessing nw,d llunnin.^ tho Kicro Procccccr 
The macro processor is on a file called MACnO with 
ID=GSM.  File MACAO contains the compiled version of the 
original Fortran program.  The FTN compiler was used to ob- 
tain the compiled code of MACRO.  The same compiler should 
be used if recompilation of the Fortran program is desired. 
The input to MACRO should be provided by the user on the 
INPUT file.  The generated expanded code is saved on a file 
called EXPAND which the user may apply as input to some 
other program (e.g. an assembler). 
Thus if the user wants to access and run MACRO his 
deck should look like: 
Job card 
ATTACH, MACiiO, ID=GSH. 
MACiiO. 
7/8/9 
User's   code   including  macro  definitions  and macro   calls 
6/7/8/9 
If the user already has his 'program on some other 
file, he can input it to MACiiO by using the control card: 
MACHO(file  name) instead of MACAO..  Filename is the name 
of the user's file. 
After either of the above cards is encountered, execution 
of MACRO takes place, and the expanded code is generated 
into the file EXPAND.  The user msy then catalog EXPAND or 
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unc It as input to another -^r eg ram. 
Consider for example that the us^r his the input ror 
ii.vC;iO on  a file called ^IL^l.  He wants KACHO to ^rocss 
i?IijEl and then pass the processed output to an as settler 
called LUIA3.  He should use the following control cards. *<_> 
Job c^rd 
ATTACH,MACHO,ID-3SM. 
ATTACH,LUIA3,ID=HP3. 
MACRO(FILEl) 
• LUIAS(EXPAND) 
7/8/9 
User's program with macro definitions and macro calls 
6/7/8/9 
h.^.2     Macro Programming 
^.5.2.1  Macro Definition 
The user may define his macros anywhere in his pro- 
gram.  Macro definitions should be preceded by a i'4ACH0 
card, followed by the macro name card with the name of the 
macro and the dummy arguments.  Dummy arguments should be 
preceded by an apostrophe (•) and be separated by commas. 
The macro definition is ended with the MEND card. 
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i'iACiiO 
ADDXYZ 'X.'Y, •z 
L l.'X 
A 1. fx 
ST i.^ 
iiEiMD 
The  macro  pseudo-ops  I'iACiiO and  MEND as  well  as   the  macro 
name  and   the  dummy arguments   may  be   placed   In any  column. 
^.5.2.2     Macro   Galls 
Once a macro is defined, it may be called by its name 
followed by the actual arguments to be substituted for the 
dummy ones.  Dummy and actual arguments should be in one- 
to-one correspondence on the macro name card and in the 
macro call.  If more actual arguments are provided than are 
needed, the extra ones are ignored.  If fewer actual argu- 
ments are provided than are needed, the missing ones are 
assumed blank.  A blank argument is also assumed if nothing 
appears between the corresponding two commas. 
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■'•5.2.3  i-'iacro Names and Ar yiments 
Macro r.i^cs, dummy ar/.; acti.nl arguments may be z trings 
of alphanumeric BCD characters not including the following 
dclimeters: 
<=>+-*/, ( ) blank 
They should be of length 9 ^ less. 
4-.5.2.JJ-  Continuation Cards 
If dummy or actual arguments cannot fit on one card, 
continuation cards may be used by entering a plus sign (+) 
anywhere at the end of the filled card.  If a plus sign is 
encountered on a macro name card or on a macro call, the 
next card is taken to be continuation of the previous one. 
There is no limit on the number of continuation cards.  An 
argument should be placed on  a single card; splitting of 
an argument into two cards is illegal. 
;4-.5.2..5  Conditional Macro-Expansion 
The following three macro pseudo-ops are availably for 
conditional macro expansion 
a. SET      (arithmetic replacement) 
b. IF       (arithmetic comparison) 
c. GO       (unconditional jump) 
These may alter the numerical values of arguments as -^ell 
as the se luence of macro processing, but they do not gen- 
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erate any code. 
The SET Psou^o-op 
The general form of the SET pseudo-op is: 
SET (operand 1 )=(operand2) (operation) (operand3) 
Examples: 
SET   ,A=,i3+,C 
SET   'A^'A+1 
SET   *A=0 
Operand 1 must be a dummy nrjument.  Operands 2 and 3 ^^y 
either be dummy arguments or integer constants.  If they 
are dummy arguments they should have a numerical value 
during the macro expansion. 
The arithmetic operations allowed are:  +,-.*,/ 
Only one operation per carr! is allowed.  Consecutive 
SET pseudo-ops must be used for more complicated replace- 
ments.  Integer constants may be positive or negative and 
should be limited to 9 digits (8 if sl^ns are used). 
The   IF  Pseudo-on 
The general form of the IF pseudo-ot) is : 
IF (operandl) (arithmetic comparison) (operand2) 
(JO or SET pseudo-ops) 
Example: 
IF  'A < *B  SET  ,A=,B 
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-8 
3olh operands should be either dummy arguments or In-^^er 
co"..! tints.  If they ire duiiay arguments, their corrennond- 
ing 'actual arguments should be numeric during the macro 
expans ion. 
There are three valid arithmetic comparisons allowed: 
Less than - fyoed as    < 
Equal to  - +~yr>ed as     = 
Greater than  - typed, as     > 
If the IF condition is satisfied, the following (on the 
same card) 3ET or GO pseudo-op is processed, otherwise the 
IF line is ignored. 
The GO Pseudo-op 
The general form of the GO pseudo-op is: 
GO (macro label) 
GO is a macro pseudo-op allowing non-sequential processing 
of the macro definition lines in KDT.  A macro label is any 
alphanumerical string proceeded by a period (.) and placed 
anywhere in the beginning of a card.  Labels may be placed 
on any card within the macro definition.  They are used on- 
ly for the conditional mac^o processing and are not gener- 
ated into the expanded code. 
The oseudo-op GO may refer to a macro label placed on a 
card nreceedin°; or following the GO statement. 
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'J-. 5 • 2 • - •  User's "ommerits in Micro Defini Mou 
The Uocr may insert comments anywhere within the macro 
definition.  Comments should be preceded by C. followed by 
at least one space and can Ka placed in any column.  C. 
tells the processor that what follows are user   comments. 
The processor ignores the comments and does not include 
them in the macro expansion. 
•4-. 5 - 2 .7  Symbols to be chirked on each macro call 
In many cases the programmer does not want to generate the 
same symbol everytime he calls a macro.  Consider, for 
example, the following macro: 
HACriO 
ANY 
BEGIN      L       1, 'A 
BR     BEGIN C- BH=Unconditional branch 
(jump to BEGIN) 
MEND 
Every  time macro ANY is called the label BEGIN will be gen- 
erated in the expanded code.  Although this is acceptable 
by the macro processor, there would be an assembly error 
if the expanded code was subsequently assembled.  This 
would occur simply because assemblers do not allow multiply 
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defined symbols.  To avoid this problem, a special rou- 
tine was included in subroutine SJBS.  Symbols that the 
user wants to be different on every call are placed v.-i th- 
in parenthesis (no blanks allowed).  A two di^it counter 
is added to the end of the symbol'*, thus making It dis- 
tinct on each call expansion.  The user would re-write the 
previous macro as: 
MACRO 
ANY 'A 
(BEGIN) L 1,'A 
3d (BEGIN) 
i'lEND 
On the first call to ANY, label BEGIN would be BEGOO 
On the second call, it would be 3EG01.  So up to 100 times 
the user may call ANY, and each time a distinct label sub- 
stitutes BEGIN. 
If the user has to use parenthesis in some macro defini- 
tion and does not want the nrocessor to change the in- 
cluded contents, he should leave one blank after each left 
Parenthesis. 
■"■Symbols to be changed in parenthesis should be of length 
3 or less.  If greater than 3, only the first 3 charac- 
ters are retained. 
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■'+ . 5 • 'l • 8     The   riND  Card 
WrtCrtO  exoeots   an  liND  mrd   at   the   eni   of   the   U^P^'" 
source   code   for  proper  termination.     If  an  i£ND  card   In   not 
encountered,   riACrtO assumes   Its   existence  and   prints   r: n   In- 
formative  message.     This  message  may easily  be   rcmov-d 
from   the   program, -if   the  user does   not  want  his   code   to 
terminate  with  an  END card. 
^•5-3  Restrictions 
a.  MACRO is a one  pass mcro processor and as such 
it requires that a macro call should appear after the 
macro is defined. 
t>. All dummy and act.nl parameters, macro names and 
integer constants should be limited to an alplanumeric (or 
numeric) string of length 9 or less. 
c  There should not be more than 100 macros on a 
single program.  The length of the macro definitions 
should not total more than 1000 cards (comment cards are 
ignored).  There should be up to 1000 dummy arguments all 
together in the macro cards.  These bounds may easily be 
extended. 
^.5•^  Remarks 
a.  MACRO is written in a modular way so that it can 
be readily modified. 
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b. Its input is not restricted to -any particular as- 
semblv lin^inje.  As it will be shown, It doesn't ev::n 
have ta be an -assembly language. 
c. HACHO is a free format rmcro processor.  Ps-uudo- 
ops and arguments can be placed on any column.  A bl^nk 
serves as a delimeter.  Extra ones are ignored. 
d. I'IACHO allows nested macro definitions and nested 
macro calls. 
e. The conditional pseudo-ops allow the user a wide 
range of very powerful and rather general conditional 
macro processing.  The user may have the macro orocessor 
do the arithmetic and generate only one line with the re- 
sult at the end.  This is a rather extended application of 
macros which are now capable of actually saving space by 
expanding a minimum number of lines. 
f. A complete set of non-fatal and fatal error 
diagnostics is available which makes the macro processor 
fail-safe.  If illegal inaut to the foACrfO is attemoted, 
the user will get an error message explicitely stating what 
went wrong, rather than getting stuck with a mode error 
somewhere in MACRO. 
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Examples of ri3crc-pro:;rani.T.\'"^ v.'ith M.^CRO 
I.  Application of MACRO in Assembly Lan^ua;%es 
1.  MACRO inri the lJrI-360 Assembly Lan^ua^e 
Throe examples usin-T the mcro facility with the 
IBM-36O assembly language are given below.  In all three 
oises, a macro that calculates Nl for some integer N, is 
described., 
Example 1.1 
MACRO 
■FACTORIAL 'N 
L     1,=H( 1) C. PUT 1 IN REJIJT&i 1 
.BiiJIN     MH    1,=H( «N) C. MULTIPLY REG. 1 BI N 
SET   'A='N-1 C. DECREMENT N 
IF    fN>0 GO .BEGIN 
MEND 
The generated code for a call to FACTORIAL 10 is: 
L      1,=H( 1) 
MH     1,=H( 10) 
MH    l.=H( 9) 
MH    l.=H( 8) 
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) 
/) 
HH      l.=H( 2) •- 
MH      l,=ilf 1) 
The first instruction sets register 1 to 1.  Then consecu- 
tive multiplications are performed starting with N=10 
which is decremented by 1 every time.  If the -above code 
'■"is executed by an assembler, 10J=362R800 would be left in 
res. 1.  The reader should notice the following: 
a. Macro comments arc preceded by C. follox^ed by at 
least one  space.  They are not generated into the 
expanded output. 
b. One blank follows every left parenthesis to over- 
ride MACRO'S feature of creating new symbols on 
each call, as described in 2.7 of MACHO's User's 
Manual. 
c. Register 1 is explicitly  specified in the defini- 
tion.  The macro would be more general and versa- 
tile, if the register number was variable,' An- 
other dummy 'REG- would be used to specify the 
variable register. 
Example 1.2 Nl using a recursive macro. 
Consider the following recursive macro: 
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MACHO 
FACTORIAL »N 
IP *N=0  GO .DONE 
HH   1,=H( «N) 
SET •N=,N-1 
FACTORIAL 'N 
.DONE   MEND 
The above macro generates the following code for the 
call FACTORIAL 10: 
MH  1,=H( 10) 
MH  1,=H( 9) 
MH  1,=H( 1) 
The user should initialize reg. 1 to 1 before each 
call to FACTORIAL.  To avoid doing so, he would define a 
new macro (that's what macros are for after all!) as fol- 
lows: 
MACRO 
FACTOR »N 
L    1,=H( 1) 
FACTORIAL 'N 
MEND 
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The code to call FACT 10 would be exactly the same as the 
one generated In Example 1.1 
Example 1.3 
In both Examples 1.1. and 1.2, N+l lines of assembly 
code were generated.  A new version of FACTORIAL Is ?iven 
below, which generates, a single line regardless of the val- 
ue of N:        MACHO 
FACTORIAL 'N,'TEMP 
.BEGIN    SET •TEMP=,TEMP*,N 
SET »N='N-1 
IF  'N=0 GO .BEGIN 
L    1,=F( 'TEMP) 
MEND 
Then, to calculate Nl, the user should call FACTORIAL N,l 
For example, to find 101, he would write FACTORIAL 10,1 
The generated code of this'call would be:  L 1,=F( 3628800) 
Instead of letting the macro   generate the desired 
code, the user now takes advantage of the arithmetic capa- 
bilities implemented in MACRO.  It leaves it up to the 
macro processor to do the arithmetic and then generate only 
one assembly line with the desired result.  This is a rath- 
er unusual but very interesting use of m-acro-programming 
that MACRO offers to the programmer.  The argument that: 
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'It 1^ the computer that evaluates Nl no matter vrhcther it 
do»3 It during macro-processing or at execution time of the 
°:'se?hled  pro^nm', Is trun, but: 
1. Total processing time (macro-processing,assembling, 
execution) Is decreased.  Assembly and execution times 
are decreased with macro-processing time virtually 
invarient . 
2. The programmer is enabled to think of his problem In 
terms of a high-level language, and yet he does not 
need a compilerl  This is exactly what macros should be 
besides being: primitive code substitutors . 
The reader should be cautioned at this point th^t these 
particular examples are of little practical use since 
the value of 'N has to be passed by the user on his 
macro call before assembly time.  Hence, in the case of 
FACTOHIAL •ivj, he could easily look up N! in some tables 
or use a desk calculator to find it, rather than cal-' 
ling a macro.  However, these examples are presented 
for demonstratlonal purposes, and with the hope that 
they show some of the capabilities (as well as incapa- 
bilities) of macro-orocessing. 
2.  MACHO and the PDP-B Assembly language 
Examole 2.1 
This example shows the typical application of a macro. 
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A nortlon of   the  as^pm.bly   or^^r'-im   that   performs   some   f-';ic- 
t.lon   Is   abbreviated   by  some   name   so   that   It   can be   called 
whenever   It   Is   necessary  in   the   nro^ram. 
MACRO 
C. CLEAR  ACCUll.   AND  LINK 
C. ADD  A 
C. TAKE   -A 
G. STORE IT IN TALLY 
C. START ADDING 3 
C. INCREMENT TALLY" AND SKIP IP 0 
G. IP NOT 0 ADD 3 ONCE MOHE 
C. SKIP OVER DATA 
MULT '      'A.'B 
CLA GL,L 
TAD (A) 
CIA 
DCA (TALLY) 
(NJLT), TAD (3) 
ISZ (TALLY) 
Ji-lP (MULT) 
JHP .+'4 
(A), •A 
(3). •3 
(TALL!), 0 
nMD 
The user, once he defined the above macro,    could 
call HJLT i\i,i'l to calculate N*M, with the result bein-r left 
in the accumulator.  On each call, the above code would be 
generated with labels in parenthesis properly concate- 
nated with a counter so to be distinct. 
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Ex-'m pie 3 .2 
To show again how  a micro can be used with minimum ex- 
panded code, consider another version of the previous '    / 
example. 
MACHO 
MULT •A, 'B 
EET tA=*k*'B 
CLA CLL 
TAD •A 
MEND 
This should make clear the decree of efficiency that 
a macro may achieve, if properly written according to the 
AaCdQ  specifications.  The user seems to write in some high 
level language and detaches himself from the rather primi- 
tive assembly language instructions of Example 2.1  .  And 
yet, he does not need a compiler to do sol  As in the case 
of the FACTORIAL ■N macro, the MULT 'A.'B above seems o^ 
little practical use, since the programmer could perform 
the multiplication operation himself, rather than calling 
•it 
the macro.  However, for more complicated functions, such 
a macro night be defined and used.. 
Notice that the Example 2.1, with a few changes in 
the beginning, may be used :.rith one parameter (*fl for ex- 
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ample) to perform a m.ultip"1 Icatior. of '3 with whatev^^ is 
in the accumulator at the time Of the macro call.  This 
would be a standard (and p^^tical) use of   macro i-IUIT, 
since the multiplication is -join- to be performed at ex- 
ecution time (contents of accumulator unknown before'1 md) 
rather than at assembly ti:-e (or macro processing ti~:e). 
il •  Application of MAC.'iO ^ Digital Lo~lc Simulation. 
3. s^CdO  and the Digital Lo^ic Simulator DLs. 
Example 3-1 
Gondider the case in which a user wants to test a 
circuit with a 5-blt  asynchronous counter in several place 
in his design.  The description of such a counter is -^iven 
below 5      4       3       2 
Figure 7'   5-bit Asynchronous counter. 
Since such modules are generally not available in the 
basic element sets of simulators, the user would have to 
write the above flip-flop interconnection whenever he 
wanted to insert the counter in his circuit.  Assuming 
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that the stnteTentl 
JSLFF, l,J,K,CL 
describes to the simulator a JK flip-flop with output 
i,     J,K lines called J ^nd X respectively, ^rd clock line 
called CL, the following mocro could have been written to 
save him the trouble of writing the same code over ar.d 
over a^in. 
HACRO 
COUNTS :i U5,' 3>+ , ' ^3 .'^2 ,' }1, CL 
JXFF, ,45,J,K,,CL 
JKFF, ,^,J,K,,Q5 
JKFF, •^.J.K,'^ 
JKFF, ,^2,J,K,,'^3 
JKFF, ril.J.K,*22 
MilND 
To use this macro, the user would ogll it with t^e de- 
sired lead names.  A call : COUNTS Fi  5,'+, 3,2,1, CL  would 
generate the circuit in Figure 1 above.  It should be no- 
ticed that since inputs J and K are always open (lo^ic 1), 
they do not need to be distinct on each call, so no paren- 
thesis are needed.  The user would have to set them to 1 at 
the beji'nnins of the simulation. 
- 90 - 
Example ~}.Z 
The m'icro described above will work properly.  T4" has 
two disadvintn^es though: 
a. The user cin  cill 1 t only when a j^-blt counter- is 
desired. 
b. The length of the r'nero definition body is e-]ual 
to the number of the JK flip-flops in the counter. 
If a 50-hit counter were to be implemented, micro 
COiLsiTEri would also need the description of 50 dis- 
tinct flip-flops. 
These problems can be overcome with the following 
version of COUN'TEn which employs conditional macro- 
programming. 
MACHO 
COUNTS ,ii, 'CL, 'TEMP 
JKPP,'W,J.K,'CL 
.BEGIN   dET •TEnP='N 
3ET 'N='N-1 
JKPP,•W.J.K,'TEMP 
IP N>1   GO  .5EGIN 
MEND 
Then, to generate the counter of Example 1, he would 
call COUNTER 5.CL.1 . 'TEMP is a temporary arithmetic vari> 
able which is used locally in the macro.  This version of 
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COUNTER  eliminates   the   problems   of   the  macro   In Example 3«1 
Example  J.Z   Illustrates  an  Interesting  concept.     Even  In 
dl-xltal  lo'jic   simulation,   macros   can be  used   not  only  for 
direct code substitution  (as  In Example 3»Ui  but they can 
also  generate  sub-clrcults   of   Iterative  structure  and   of 
variable  length.     Example   3*2   shows   how a   one-dimenslonal 
Iterative  circuit may be  generated.     The  ^enerqtlon of   two 
dimensional   Iterative   circuits   is   conceptually  similar but 
more  complex.     The  iterative unit would  be  included   in two 
nested loops. 
Figure 8: Space Iterative circuit. 
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Ex-imole   3 «3 
The   r.^cro   In   Example   ~} .2   will   generate   the  desi^d 
cnmtor   of   V'ri^ble   length,   but   only   the   first   time   of 
its   call.      Further  calls   to   It  would   cause   problems,   "'nee 
the   output  lines   of   all   co^uters   would   have   common  nvies 
(1,2,3M..   etc.).      To   overcome   this   problem  a   new and 
final  version of   COUNTER  is  described   below. 
MACRO 
COUi\.TEii     • Nl, ' N2 , ' CL, • TEMP 
JKFF,'Nl,J,K,'CL 
.BEGIN  SET   •TErtP=»N 
SET .'I^'N-l 
JKFF, • Nl, J , K , ' TEMP 
IF   •N1>,N2   GO   .BEGIN 
MEND 
In  this   version  of   COUNTER,   the   iteration  length   of 
the  sub-circuit  Is   -^lven  in  terms   of   the difference   o^v the 
variables   'Nl  and   'N2.     To   generate   the   code   of  Example   3.1 
the  user would  call   :   COUNTER 5,1,CL,1 .     If  another 
counter   of   ?  bits   was   later  wanted,   the  user  could   call 
COJNTEri  12,6,CL,1 .     This   counter  would   use   the   same 
clock  line   CL as   before,   but would   have   the distinct  out- 
put  lines   :   12,11,10,9.8,7,6.      Hence,   as   many  counters   of 
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-viy  length  co'.'Li   be   -rener»t.<>d   b;/   -i   single   nr-icro.     Th1 " 
o.lonrlv   illus tr-'i tf^o   the   pc.'^r   of   cond I tl cn^l-rmcro   nr^- 
■n'Tnin'   =iv? liable   with   i'i-\C:iO. 
V-/ 
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Computer Output Listing 
of Examples: 1.1 
1.2 
1.3 
2.1 
2.2 
3.1 
3.2 
3.3 
* 
There Is no apostrophe (') symbol in the printer. Thus, 
the apostrophe is printed as the Inequality sign (/£) . 
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M^NM*MM^MyM:lMM^|*r*MMM«M:^-!MMMttMW 
**** FQ^MAT CONTROL SUPPRES^EO **** 
INPUT TO MACRO PROCESSOR 
EXAMPLE  1.1  EVALUATION OF FACTORIAL WITH A LOOP 
•nCRO 
FACTORIAL *M 
L    1 , = H ( 1) 
.BEGIN MH    1,=H( *N) 
SLT    iN=/N-l 
IF   *M>0     GO .3FGIM 
MENn 
rACTORIAL 10 
END 
EXPANDED COTE FROM MACRO PROCESSOR: 
C. PUT 1 IN PEGE. 1 
EXAMPLE  1.1  EVALUATION OF FACTORIAL WITH A LOOP 
L 1,=H( 1) 
MM 1, = H( 1 0) 
MH 1,=H( 9) 
vp l.=H ( 8) 
MM 1,=H { 7) 
MH "1,=H( 6)   
MH 1,-H( 5) 
MH 1,=M< •+) 
MH l.=H ( 3) 
MH 1,=H ( 2) 
MH 1,=H{ 1) 
ENO 
••(.■. 
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n in fin nri IVI -i *in ■•!n n>-i i-i nriri fi i"n n n n PI nnn n n n i* nnn nni >-inririnn>i n M .i ,-i n -i n •■• 
MMMMMMMMMMMMMMMMMMMMMMyMMMMMMMMMMI'TMMhMMMKMMMMMM^MflMMMM 
♦»♦»   FORMAT   CONTROL   SUPPPFSSEO   *»»♦ 
TN^UT   TO   MACRO   "ROCFSSOP 
EXAMPLE      1.? 
.DONE 
EVALUATION OF FACTORIAL WITH 
A RECURSIVE NACR.0  • 
MACRO 
FACTORIAL *N 
TF *N=0    GO .OONE 
MH     1 ,=H{ *N) 
SET     *N=*N-1 
FACTORIAL *N 
MFMO 
FACTORIAL 10 
EXAMPLE      1.2     COMPLETE   VERSION   OF   EXAMPLE   WITH   P^CURSION 
 ""' MACRO 
FACTOR *N 
L      lt=H( 1) 
FACTORIAL   *N 
MFMO "" 
FACTOR 10 
C.        THIS LINE SHOULD BE GENERATEO 
END 
EXPANOEO CODE FROM MACRO PROCESSOR I   
EXAMPLE • 1.2 
MH 
MH 
MH 
MH 
MH 
VH 
MH 
MH 
MH 
MH 
EVALUATION OF FACTORIAL WITH 
_A_HECURST VE„MACRO  
1. 
1» 
1 
1 
1 
1 
1 
1 
1 
1 
= H( 
= H( 
= H ( 
= H ( 
= H( 
= H( 
= H( 
^M ( 
= H( 
= H( 
10) 
q> 
«) 7)"" 
6) 
5) 
U) 
3)~" 
?.) 
1) 
EXAMPLE "1.2 COMPLETE VERSI0N~0F~EXAMPLE~WITH RECURSION 
L 1,=H (1) 
    MH 1,=H( 1Q) 
MH 1,=H( q>             "~~       
MH 1,=*( *U 
*H 1,=H{ 7) 
M H 1 , = H (/ $ ) 
""" ' "'~  MH ~" 1, =H {   b) "" 
MH 1,=H( U) 
MH lt=H( 1) 
MH _ 1,=H( 2) 
"MH 1,=H( 1) 
THIS LINE SHOULO C. 
END 
BE GENERATED 
- 97 - 
tfMN*MM*MMM*MMMMMMMMMMMWMMMMMHMMMr'h'MMMMMMMMMMMMMMMMMMMMMMMM. 
»»»* FORMAT CONTROL SUPPRESSED *•»• 
INPUT TO MACRO ^ROC^SQR 
EXAMPLE  1.3  EVALUATION OF FACTORIAL BY 
THF MACRO PROCESSOR 
MACRO trACTOPIAL       *N.*TFMP 
.SEGIN        SET     <TFMP=*TEMP*<N 
^^T     tll-t*i-\ 
IF      *^>0     GO .9EGIN 
L        tf=F( *TEMP) 
MFND 
FACTORIAL 10,1 
END 
EXPANDED COOF FROM MACRO PROCESSOR I 
EXAMPLE  1.3  EVALUATION OF FACTORIAL 9Y 
THF MACRO PROCESSOR 
_i     L        1,=F( .76?3«00> 
END' " '-."■-"' ~.~"" 
:»f  
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MMMMMMMMMMMMMMPMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM'IMMMMMMKMM 
♦*»*   FORMAT   CONTROL   SUPPRFSSFD   »•*• 
:'   INPUT   TO   MACRO   PROCTOR 
;    EXAMPLE      2.1      MULTIPLICATION  9Y   POP-6 
L
"  MACRO 
MULT    *A,*H 
CLA CLL 
TAT (A) 
r CTA 
OCA (TALLY) (MULT),    TAD (0) 
i.                             IS? (TALL*) 
JMP (MMLT) 
JM"5 .+<♦ 
(A),               ^FC /A 
(3) ,               HEC <1 
r   (TALLY),    0 ~ 
I                              MFNO 
!                              MULT 10,?0 
L                         M"LT 2 0,10                                
  MULT "   30»Ci                                         "":■'"                            - 
EXPANOED  CODE   F=?OM   MACRO   PROCESSOR: 
rEXAMPLE     2.1      MULTIPLICATION  8Y   POP-6 
I CLA   CLL 
'■ TflO   AGO 
CIA 
OC4 TAL00 
MUL00,    TAT R00 
IS? TALOO 
- jMD   -  - plJLOO 
JMP ,+u 
Aon, OEC in 
900,              HFC 20 
"ALOOV'O'"         
CLA   CLL 
TAO   A01 
CIA 
OCA TAL01 ■"" 
MUL01,    TAO 901 
IS? TALOi 
 JMP MUL 01 
JMP     .♦/♦ 
A01,     OFC       20 
801,     OFC       30 
JAL01, 
CLA CLL 
TAO AO? 
CIA 
L.         OCA _TAL02 MUL02,  ran no? 
IS? TAL02 
J*P MJLO? JM° ,*^ 
r A02,      ■ OEC _ ""■■ .10 
3 02,     OEC t* 
TAL02, 
END  
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****    FORMAT    CONTROL   SUPPRESSED   **♦* 
IN&UT   TO 
EXAMPLE 
MACRO   PROCFS30R 
M-H TIPLICMTON   WITH   DDP-3 ( 3Y   T-iE   NACPO   PROCESSOR) 
(A) 
ENil 
EXPANDED 
MAJRO 
MULT 
SET 
CLA 
TAf? 
J !•« P 
OFC 
MEMO 
MULT 
M'JL T 
MULT 
CLL 
*A, in 
*A=2A**3 
(A ) 
*A 
1?, 13 
1 h , 1<3 
j 3 , 3 7 
CODE EROM MACRO PROCESSOR: 
EXAMPLE  2.2 
o 
AOfl 
AOi 
AO? 
END 
CLA 
TAO 
JM° 
VEC 
CLA 
TAn 
J M P 
OFC 
CLA 
TAG 
JMP 
OEC 
MULTIPLICATION   *IITH   PPP-8 (-3Y   THE   MACRO   PROCESSOR) 
CLL 
CLL 
GLL 
am 
. + i 
156 
ATI 
.+1 
210 
AP2 
.+1 
3021 
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****   FORMAT   CONTROL   S'JPPRFSSEO ♦ **♦ 
IN3OT ~0 MACRO 3R0CF3^03 
EXAMPLE  Li  ASYNCHRONOUS COUNTER (LONG WAY) IN OLS 
M^RO 
COUNTER   *o<3,*oti, *Q3,*02, *oi , *CL 
JKCF, ilS, J,<, /~L 
j<-F, *■.:/*, J,<, *n<= 
JKCF,*C2,J,<,<C^ 
JKCF,*Q1,J,<,*02 
COUNTER     •?,<*, lf 2,1,OL ENO 
EXPANOFD COOE FRO* MACPQ PROCESSOR: 
EXAMPLE  -1.1  ASYNCHRONOUS COUNTER (LONG WAY) IN OLS 
END 
»,1,2 1
Of-1   fl C    R:
     LO   AY)      
JKFF,<5,J,K,0L 
J<FF,ff ,J,K,«; 
JK^F,3,J,K,^  "  
IKFC,2,J,K,3 
, . ." , .5, , 
J ^, ,  
JKFF,1,J,K, 
-2^01   - 
nnrnnni-rm •Tinrmr't'ini'imi n iin n 1*1 .•■ TMnnrifinnnnn nnniinnn "inirt'in "'nrinr.nn'111 
*»**   FORMAT   CONTROL   SUPPRESSED   •♦»• 
IN°IIT   TO   MACRO   "ROO^SO? 
EXAMPLE      3.*      COUNTED   TN   QLS   GENERATED    3Y   A   MACRO 
(Rf-ST^TCTFO   us^> 
MACRO 
CO'INTER /N,<0L,*TEMP 
JKFF, _N,.J,<, *CL 
• BEGIN ~FT *TEM"» = *N 
?-T *M=*N-1 c\) 
JKFT,*N,J,K,<TEMn 
IF *N>1 GO   .3EGIN 
1F>n 
COUNTED 5,CL,1 
COUNTER 7,CL»1 ♦»*****♦**   NON-FATAL   FFRORt   NO   CND   CARD.   END   CART   ASSUMED 
EXPAN0ED   CODE   FROM   MACRO   PROCESSOR? 
EXAMPLE      3.?      COUNTER   IN   OLS   GENERATED   BY   A   MACRO 
u . C^TinCTEO. USE)   _ 
JK-F,5,J,K,CL 
J<FF,^,J,K,S 
 ; _    JKPTtT.J, K,'+ _ • 
.     -      _. "'JKCTj^J,*, ■*  " .    "     " 
.IKCF,1 ,J,K,' 
KFF,7, J,K.CL 
L  JKFF,&, J, K.7 ■ _   _      __ 
J<^F, 5, _,<,<>       ""'•'"""  "" " " ""  """ " " 
J<cF,i+,J,K,5 
J<rF, T, J.K.'t 
JKFF,2,J»K,3 
"~ J<EF, 1 , J,K,2 '     '."' 
05/06/75 ICCPF   3.'+.t   P376 LEHIGH   U.    0^/12/75 
0H.?^.37.LA'rRTIS, A3 0 36 ,Ti 8 , CM70 0 0 0 ♦ »MA RO. 
L   08. ?'♦. 37. ATTACH, MACRO,I0=GSM.     _ _ _______ 
" 08. ?'.. 37. PCN   IS 
08. 2<*.3?.MACRO 
08.2«f..?7.3»r   CYCLE   NO.    =   001 
08. 2'*. 37. MACRO. 
r~fJ8. ?<♦.<+?.^NO   MACROP "'.    " " "'   """.  "    
i 08. ?t*. /*7. OP 000003*^ WORns - FILE OUTPUT , OC <♦ 0 
• 08.2<».<<'t.NR. OF NON-STANDARD (DISK) CIO CALLS =?3 
1_ 08. ?h\ ki*. SYSTEM   SECONOS   UcEO   3Y   THIS   JOB   =   1.9 
08.?<+.^.EXECUTION   COST   OF   THIS   JOR,   NOT   INCL   I/O   COST,   IS   $   . 3k 
0f^.?u.uu.CURRENT   AUTHORIZATION   BALANCE   IS   J     119.76 
08.2<*.<^.CP ^.32**  SEC. 
08.?^.^^.P° l."Hl   SEC. 
r 08.2*..^.CH .^25  SEC.   " 
i 
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ii.'i I^I.•!i-iric;ciii fi-'irii'in iin ,'M-I -I .in ITII'I <•< n , iniinn nn ii r ^.-i nririnni'ii'ii'irii'iririi'ini'ii'in ^rii'iiT 
KMrtMMMMMMWlMMMMMMMMMMMMMrMNMMMMMMNMMNMfW'MMMMMMMMMMMKMMMM 
****   FORMAT   CONTROL   SUPPPESSEO   *»»* 
IN°UT   TO   MACRO   PROHFSSOP 
EXAMPLE  3.}  CQi.'MTFR IN OL S GENERATEO BY A MACPO 
(UNRFSTRICTED USE) 
MACRO 
COUNTER *N1,*N2,*CL,*TF*P 
JKFF,*N1,J,K,*CL 
.3EGIN  SFT iTTM^s/Ml 
SFT <Nt=«Nl-l 
JKFF,*N1,J,K,<TEMP 
IF  *N1>*N2   GO .3EGIN 
MrMn 
COUNTER  «:, 1 ,HL , 1 
COUNTER  12,6,CI,1 
COUNTER  25,13,CL,1 
FND 
EXPANOEO CORE F90M MACRO PROCESSOR* 
EXAMPLE  3.3  COUNTER IN OLS GENERATED 9Y A MACRO 
(UNRESTRICTED USE) 
JKrF,<5,J,K,CL 
JKFF,i4 ,J,K,5 _         
""" "    "" JKrF,3, J,K.«f   ""'      
J'<FF,2,J,K,3 
JKrF,l,J,K,2 
  JKFF, 12, J,K,CL  
'.JKCF, 11, J,K,12'"      ~     "       •  "      '" 
JKFF,10,J,K,11 
JKcF,q,J,K,10 
JKFF,3,J,K,Q 
JKcct7iJ f Kf ,.     :       —        
JKrF,&, J,K,7 
JKFF,2~,J,",CL 
    JK^F, ?/|,J,",?«   
JKFF,23, J,K,?ff ~" 
JKFF,??,J.K,23 
JKFF,21,J,K,?2 
JKrF,20,J,K,21 •    ' 
.iKcF,i«j,j,l<,i q 
JKFF,17,J,K,10 
 JKFF,16,J,<,17     
J<FF 15 j ,f j6 —- 
JKP"F,1'«,J,K,15 
JKFF,13,J,K,H» 
ENO 
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APPE'.HTX   3 
Flowcharts   for  .IACRO  subprograms 
1. MACROP 
2. RZAD 
3. DUi-IMY 
'+. ARJUMNT 
5. 3U33 
6. WORDS 
7. IF 
8. 3ET 
9. 30 
10. NUMBER 
11. ERR011 
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^ 
Start 
V... 
D 
Initialize 
counters, 
variables 
\ 
Call 
READ 
1 
JIQ_ 
± 
S(SP+NA+2) 
*^—SP 
X 
SP^— 
SP+NA+2 
M 
S(SP+1)«- 
MDTI for 
macro name 
'•/ 
Call 
IAROUMNT 
Main  pTQ.^ran   MAC^OP 
No 
\ 
Yes 
Call 
READ 
1 
1 
i u 
\ 
MNT(MNTC)<^WORD 
MDT(MNTCK-MDTC 
ALA1(MNTC)«-ALA1C 
1
          —r—"—•             ' 
MNTC«-MNTC+1 
MDLC-t-MDLC+1 
\Write   LINE^ 
into 
EXPAND 
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(cont.) 
A" 
r :L 
MDT(MDTC) 
macro name 
card 
± 
MDTC* 
MDTC+1 
J 
JL 
Call 
READ 
V 
MDT(MDTC)«-LINE 
MDTOMDTC+1 
<■ 
Yes 
Yes 
<■ 
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~> 
No 
MDLC«- 
MDLC+1 
Yes 
Read 
'LINE fror 
INPUT 
C     Return   j^. 
■> 
S(SP+1)*- 
S(SP+1)+1 -~> 
Call 
SUBS 
Process 
Conditiona." 
pseudo-op 
l<r 
Yes 
& 
■Ho. 
V    NQ 
SP«-S(SP) 
6 
Jonditioi 
>seudo-op 
? 
Yes 
Yes 
NA<  
SP-S(SP)-2 
Subroutine HEAD. 
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.--More 
'dummy argi 
rnent; 
Yes' 
ALAI(ALAIC) 
< WORD 
X 
ALA1C«- 
ALA1C+1 
Subroutine 
AHGUMNT .. 
Subroutine DUKMY 
-^f      Return j 
\/ 
NA<r-0 
Yes 
3L 
NA^-NA+1 
{ Return  ) 
V 
S(SP+NA+1) 
< WORD 
L^ 
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C SUBS ) 
\/ 
LINE «r 
MDT(S(SP+1)) 
-^ 
V 
Search for a 
dummy argu- 
ment in LINE 
=v 
dummy"^  No 
argument 
V 
Yes 
Search ALA1 
to find rela- 
tive position' 
L*-relative DPS. 
V 
Substitute in 
LINE dummy arg. 
for S(SP+L+1) 
Return 
•Subroutine  SUBS. 
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Subroutine WORDS 
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Subroutine IF 
(   SET   ) 
\L 
Perform the 
arithm. operation 
specified on the 
SET card 
V 
Replace proper 
actual argum. in S 
by its new value 
I  Return ) 
Subroutine SET. 
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GO 
M. 
Jcarnh   for  label 
in   /IDT,   fro-n: 
MDT(i'J) 
to 
HDT(;H-I) 
Ye; 
±- 
No 
o(3P+l )<—Pointer 
In I-iDT line 
with found label 
C 
_W. 
Return 
^ 
Call ERROR 
(undefined 
label) 
Subroutine GO. 
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•IT VI .n.-- Subroutine NUK.-">Zii 
2t 
Add    <^ 
Aimer ic-il 
value   of   .VOiiD 
J^_ 
Return 
ERROR 
WL 
Prlnt 
ME3S(IE) 
Ye; 
-^ 
Print  F.H 
diagnostic 
M 
STOP  1 ) 
Subroutine EHfiOR 
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•APfc^NOrX   C: 
.^'fcrcnres   to   the   DL3   and   IiACRO   oro^rams 
A  detailed   descriotion,   a   documented   computer  11. ■ • t i n 3 
and   a  punched   deck  of   the  DLo  simulator  are  available  ■■> t   the 
Electrical   Engineering  Department",   together  with  additional 
information  suoolied   by  the   v;riter. 
A listing and   a   d^ck   of   the   MACRO   pro-jram are  also 
available  at   the   ES  Department as   well  as  at   the  Lehi-'h  Uni- 
versity  Computer  Center. 
\ 
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